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ABSTRACT
As IC technology continues to follow the Moore's Law, IC designers have been
constantly challenged with power delivery issues. While useful power must be reliably
delivered to the on-die functional circuits to fulll the desired functionality and
performance, additional power overheads arise due to the loss associated with voltage
conversion and parasitic resistance in the metal wires. Hence, one of the key IC power
delivery design challenges is to develop voltage conversion/regulation circuits and the
corresponding design strategies to provide a guaranteed level of power integrity while
achieving high power eciency and low area overhead.
On-chip voltage regulation, a signicant ongoing design trend, oers appealing
active supply noise suppression close to the loads and is well positioned to address
many power delivery challenges. However, to realize the full potential of on-chip volt-
age regulation requires systemic optimization of and tradeos among settling time,
steady-state error, power supply noise, power eciency, stability and area overhead,
which are the key focuses of this dissertation. First, we develop new low-dropout
voltage regulators (LDOs) that are well optimized for low power applications. To this
end, dropout voltage, bias current and speed are important competing design objec-
tives. This dissertation presents new ipped voltage follower (FVF) based topologies
of on-chip voltage regulators that handle ultra-fast load transients in nanoseconds
while achieving signicant improvement on bias current consumption. An active
frequency compensation is embedded to achieve high area eciency by employing
a smaller amount of compensation capacitors, the major silicon area contributor.
Furthermore, in one of the proposed topologies an auxiliary digital feedback loop is
employed in order to lower quiescent power consumption further.
ii
Second, coping with supply noise is becoming increasingly more dicult as design
complexity grows, which leads to increased spatial and temporal load heterogeneity,
and hence larger voltage variations in a given power domain. Addressing this chal-
lenge through a distributed methodology wherein multiple voltage regulators are
placed across the same voltage domain is particularly promising. This distributive
nature allows for even faster suppression of multiple hot spots by the nearby regula-
tors within the power domain and can signicantly boost power integrity. Neverthe-
less, reasoning about the stability of such distributively regulated power networks
becomes rather complicated as a result of complex interactions between multiple ac-
tive regulators and the large passive subnetwork. Coping with this stability challenge
requires new theory and stability-ensuring design practice, as targeted by this dis-
sertation. For the rst time, we adopt and develop a hybrid stability framework for
large power delivery networks with distributed voltage regulation. This framework
is local in the sense that both the checking and assurance of network stability can
be dealt with on the basis of each individual voltage regulator, leading to feasible
design of large power delivery networks that would be computationally impossible
otherwise. Accordingly, we propose a new hybrid stability margin concept, examine
its tradeos with power eciency, supply noise and silicon area, and demonstrate
the resulted key design implications pertaining to new stability-ensuring LDO cir-
cuit design techniques and circuit topologies. Finally, we develop an automated
hybrid stability design ow that is computationally ecient and provides a practical
guarantee of network stability.
iii
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1. INTRODUCTION
Almost all the electronic devices that operate at a dierent supply voltage from
their external voltage supplies need a kind of circuit called voltage converter/regulator
to generate the proper voltages. A good-quality power delivery network (PDN) is
essential for providing such stable and correct supply voltages to the on-chip func-
tional circuits. A signicant trend, shown in Fig. 1.1, indicated by the International
Technology Roadmap for Semiconductors (ITRS) [1], reveals two important chal-
lenges for the design of IC power delivery networks. First of all, as the supply
voltage keeps scaling down towards the sub-threshold regime to further save chip
power consumption, circuit delay will become much more vulnerable to supply noise,
which indicates that PDN design will have to face an even more stringent constraint
on power integrity. Second, given the fact that more and more modules or IP's are
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Figure 1.1: Power supply trends by ITRS [1].
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being integrated into a single chip to oer more functionality and better performance,
the current demand of the chip is increasing in general. The boosted current demand
in turn will further deteriorate the already-severe IR drop and dynamic voltage drop
caused by parasitic package and on-chip trace inductance (known as di/dt supply
noise), thus further degrading the on-chip power integrity.
Due to the foregoing drive, in the past decade, there has been an intensive research
eort dedicated to complete system-on-chip design solutions that include on-chip
voltage regulation modules [2{4,10,21]. By integrating regulators with other analog
and/or digital functional circuits, on the one hand, the end products can be of
smaller volumes and costs. On the other hand, as each regulator is placed local to its
loading circuits and blocks the undesirable power noise by the package and o-chip
components, the on-chip regulator is able to provide stronger voltage regulation and
oers remarkable improvement on on-chip power integrity. Other benets of on-chip
voltage regulation include facilitation of various on-chip voltage domains, suppression
of package resonance [6], reduction of product footprint.
On-chip low-dropout voltage regulators (LDO) are popular as the post-regulator
in the hybrid regulation scheme illustrated in Fig. 1.2, owing to the fact that they
have better transient regulation performance per unit silicon area compared with
other types of on-chip voltage regulators. Unlike o-chip counterparts, without help
of the huge output capacitor an on-chip LDO has to combat on its own challenges
including ultra-fast load transients, stability, power/current eciency, area eciency,
and high-frequency power supply ripple rejection [7, 9, 16, 25]. Especially in this
gigahertz era, sub-nanosecond response time is usually required for the LDO to
output a good-quality supply voltage [21].
The improved supply integrity is also good for achieving higher power eciency
because this reduces overdesign margin on the nominal supply voltage level. On the
2
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Figure 1.2: A power delivery system with a switching DC-DC converter followed by
on-chip linear regulators.
other hand, the major eciency hindrance in LDO-regulated PDNs is the LDO's
dropout voltage. The smaller the dropout voltage, the better the power eciency.
Nevertheless, lowering dropout voltage usually results in degraded transient response.
Sustaining a high power eciency is ghting with achieving good transient response.
Thus, a harsh trade-o problem between transient response time and power eciency
is left for designers to solve through innovation.
In the state-of-the-art high-performance chips, the increasing complexity and size
of the chip pose great diculty in pulling o timing closure in the existence of the
exacerbated spacial variation of supply voltage which logic path delays are sensitive
to. One promising solution is to mitigate the spacial variation by distributing an
array of on-chip LDOs across the power domain [21]. As such, the eective distance
from the loading circuit to the regulator is further reduced and so is the voltage
droop. Supply voltage dierence across that domain is, therefore, better conned.
While a single on-chip LDO per power domain has been researched for about
a decade, it is only until recently that the PDN architecture that incorporates dis-
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tributed on-chip voltage regulation has emerged and gained increasing attention. As
always, new techniques imply new challenges and problems to tackle.
Stability is the rst problem of all. On the one hand, the frequency compensation
scheme for each LDO needs to be devised to emphasize area eciency of the LDO
which becomes important in this distributed regulation design. Schemes that need
smaller compensation capacitors will be preferred over those require large ones. On
the other hand, with each LDO being stable, is it always true that the whole PDN is
stable when we construct the distributed regulation architecture using a multiplicity
of stable LDOs? The question has been rst answered recently as \no" in our work
presented in [29,30], according to which, the global feedback loops (as illustrated in
Fig. 1.3) such as the inter-LDO feedback paths and the feedback paths formed
by parasitic capacitive coupling in the PDN are the main factors to be blamed
for the network instability. Since the stability of the network comprised of stable
LDOs designed in a conventional way is not guaranteed, it calls for a new LDO
design technique that not only ensures the stability of each individual LDO but also
guarantees the network stability when distributing these LDOs across the chip.
This dissertation is motivated by the foregoing problems in the design of PDNs
with on-chip voltage regulation. In view of the lack of on-chip LDO designs that are
capable of handling sub-nanosecond load transients while still consuming a relatively
small amount of quiescent current, Chapter II of this dissertation introduces the
design and analysis of a proposed new on-chip LDO topology that ts to the vacancy.
More specically, the specic contributions include:
1. A multi-feedback loop LDO topology that is capable of handling ultra-fast load
transients as well as achieving ultra-high DC regulation accuracy and relatively low
quiescent current;
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Figure 1.3: Global feedback loops present in a PDN with distributed on-chip regu-
lation.
2. An active frequency compensation scheme that allows a signicant reduction of
compensation capacitors and hence good for achieving high area eciency;
3. A notch ltering mechanism at the preceding switching converter's switching
frequency for additional power supply ripple rejection.
Based upon this LDO topology, Chapter III of this dissertation presents a switched-
capacitor based LDO topology which further improves the LDO's power eciency
while retaining its fast transient regulation ability. The contribution of this work is
the proposal of employing a capacitor to assist the LDO to regulate the voltage by
storing charges during the idle periods of load and promptly oering charges when
fast load transient occurs. This allows the LDO to be biased with less quiescent
current while still providing good quality of supply voltage.
Chapter IV of this dissertation is dedicated to solving the stability problem in
the design of power delivery systems with distributed on-chip regulators. This work
5
for the rst time exposes the potential instability issue in distributed voltage regu-
lation and provides an ecient LDO design methodology to allow LDO designers to
guarantee the stability of the entire system. The major contributions include:
1. Identication of potential catastrophic network stability failures resulted from
the application of the conventional LDO design methodology;
2. A theoretically rigorous hybrid stability analysis framework that checks the
power delivery stability with computational eciency, which serves as the founda-
tion for the proposed design and optimization methodology with assurance of PDN
stability;
3. An ecient LDO design methodology that ensures the power delivery stability
and optimizes the trade-os between stability and other performance metrics;
4. Novel LDO and passive power grid design insights.
6
2. AN AREA-EFFICIENT ON-CHIP LDO WITH ULTRA-FAST TRANSIENT
REGULATION*
In this gigahertz era, on-chip LDOs have to face fast load-current variations with
the rise/fall time on the order of nanosecond or even less [4]. Conventional o-chip
LDOs count on a large o-chip capacitor or the package parasitic capacitance of
several micro-farads to tackle fast load transients, whereas implementation of the
on-chip LDO cannot aord such a huge capacitor. Alternatively, on-chip LDOs have
to respond faster to load transients so as to compensate the absence of the exter-
nal capacitor. Furthermore, implementations of ne-grain on-chip power domains
and/or dynamic-voltage-scaling (DVS) techniques embrace an aggressive integration
of multiple on-chip regulators [5,6], where area eciency is one of the key constraints.
Generally, the area cost of LDO mainly comes from the frequency compensation ca-
pacitors, which are usually several to tens of picofarads [7,9], and the pass transistor.
It is important to reduce those two area consumptions to enable the aforementioned
implementations.
In addition, since inductor-based switching DC-DC converters are on-average
superior in power eciency and the maximum load current, LDOs are usually in the
power delivery system illustrated in Fig. 2.1 to achieve good overall power eciency
and stable output voltage simultaneously. In the system, LDOs are supplied by the
switching DC-DC converter and loaded by power grids. On the input interface, for
eective isolation of its output from the input voltage ripples the LDO needs to
have good power supply ripple rejection (PSRR) over a wide range of frequencies,
*Reprinted with permission from \A fully on-chip area-ecient CMOS low-dropout regulator with
fast load regulation" by S. Lai, and P. Li, 2012. Analog Integrated Circuits and Signal Processing,
72(2): 433{450, Copyright [2012] by Springer.
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Figure 2.1: Diagram of the power delivery system with switching DC-DC converter
followed by on-chip linear regulators driving the on-chip power grids.
especially at the switching frequency of the preceding converter. On the output
side, the LDO should be able to drive a wide range of load capacitance due to the
uncertainty of the actual capacitance rendered by the power grids.
Recently, a class of on-chip LDO topologies adopting ipped voltage follower
(FVF) as the LDOs' output stages emerged to tackle fast load-current transients
[4, 16]. The shunt feedback connection in FVF results in a lower output impedance
[15], which is helpful to achieve fast load regulation. However, the improvements
were limited by the relatively weak feedback loop gain at DC and low frequencies
compared with the conventional error-amplier-based LDO topologies as the one
in [7]. As a result, the stead-state regulation performance is traded o for good
transient response. To achieve even better transient response without sacricing
the steady-state performance any further, a variety of capacitive coupling techniques
from the output of LDO to the biasing circuits were adopted [8, 9]; furthermore, an
additional amplier was also inserted into the feedback path in an attempt to improve
the stead-state performance of the FVF-based LDO [9]. Eectively as the capacitive
8
coupling technique works, it is at the cost of considerable silicon area occupied by
those additional capacitors; the stability of LDO may be also compromised by the
coupling, which was not addressed in either of the two works. Likewise, the insertion
of the additional amplier inevitably endangered stability and the Miller frequency
compensation accordingly applied in [9] involved a considerably large compensation
capacitor.
To address the above issues, an additional feedback path constructed with a
fully dierential error amplier is introduced to the FVF-based topology in the way
that has both the steady-state regulation performance and the transient response
enhanced. Furthermore, a novel active frequency compensation scheme is conceived
that allows the load capacitance of the LDO to vary over a wide range and needs
smaller compensation capacitors in total. And hence it achieves higher area eciency
than Miller compensation scheme. In addition, an output-impedance-oriented dy-
namic biasing scheme is proposed that boosts the LDO's bias current when it is
most needed to lower the LDO's output impedance and reduces it, otherwise, to
save power. The LDO also features a magnitude notch in both its PSRR and output
impedance that provides further suppression of the supply voltage ripple and the
load-induced output voltage uctuation. The rest of this chapter is organized as fol-
lows. Section 2.1 gives discussions on the on-chip LDO design background. Detailed
circuit analysis and discussions are presented in Section 2.2, followed by thorough
simulation results in Section 2.3. Finally, a comprehensive performance comparison
with some recent works is conducted in Section 2.4.
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2.1 Background
2.1.1 Load- and Switching-Induced Noise on the Power Grids
The supply voltage ripple caused by the switching converter and the load current
variations are two major sources of noise for the power grids. The resultant LDO
output voltage variations are referred to as switching-induced and load-induced noise,
respectively, in the following context. For the switching-induced noise, assuming the
DC-DC converter adopts the popular pulse-width modulation (PWM) control mode,
it is well-understood that the power spectrum of the noise source must have a high
peak around the switching frequency. As a result, for less switching-induced noise,
good LDO PSRR around the switching frequency should be achieved.
For the load-induced noise, the spectrum density is much less predictable and
time-varying, but it also has a general pattern to follow. First and foremost, the
LDOs' load circuits need to consume a certain amount of average power to fulll
their functions. Therefore, in the power spectrum density of the load current, there
is a signicant component at DC. Besides, the digital circuit driven by LDOs are
mostly synchronized by clocks. The activities of these circuits could be triggered by
both of the clock edges. For example, the buers in the clock trees dissipate peak
power at both edges of clock, so does the master-slave type of circuits. Therefore, it
can be speculated that the load current of LDO has a considerable power component
at the clock frequency (f clk) and even at 2f clk. To support the speculation, post-
layout simulations are done for a hundred clock cycles on a digital block including
three 8-bit pipelined adders as well as the linear feedback shift registers for random
input-signal generation. The time-domain simulation result as well as the normalized
spectrum density are shown in Fig. 2.2. Because the inputs are pseudo-random this
result is expected to reect the generality.
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Figure 2.2: Spectrum density of the load current generated by clocked circuitry with
pseudo-random inputs.
Accordingly, the LDO should provide high PSRR and low output impedance
especially at those peak frequencies to achieve low total output voltage noise.
2.1.2 FVF-Based LDO Topologies
Flipped voltage follower, an enhanced source follower, is adopted as the output
stage of the LDO in [16], showing a successful way to unite both low dropout voltage
and fast load regulation response in one LDO structure. The FVF topology is shown
in Fig. 2.3(a). The incoming line voltage and the output voltage supplied to the
loading circuits are referred to as V in and V out, respectively; Mp is the pass tran-
sistor; the bias current source, Ibias, xes the gate-source voltage (V gsc) of Mc, the
gate potential of which is set by a voltage source, Vset, making the source potential
(i.e., V out) xed at V set+V gsc. On the aspect of the steady-state behavior, ideally
speaking, V out will not change as the load current (IL) and only `follows' the change
of V set. In reality, IL renders a considerable shift of V out due to the nite feedback
loop gain. As shown in Fig. 2.3(a), there are two signal loops in FVF LDO. The
rst one is well-known in source follower as `local' feedback loop [15]. Comprised by
11
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Figure 2.3: Topologies of the reported FVF-based LDOs [4, 8, 9].
merely one transistor, Mc, this loop instantly transforms IL-induced V out into
in-phase variation of Ic so that IL is immediately compensated to some degree. Af-
terwards, the second loop takes over: Ic is sensed by the current sensor comprised
of Mc and Ibias that converts Ic into variation of V X, the voltage at node X; then
Ip is generated by V X through Mp, compensating for the rest major part of IL.
Therefore, it is intuitive that V out is determined by DC gain of the second loop.
Through this insight, the improved ipped voltage follower is developed as shown in
Fig. 2.3(b). An additional amplier in common-gate conguration is inserted in the
second loop. Although the voltage gain at node X is not as much as in the original
topology due to the smaller impedance introduced to node X by Mcg, the overall
loop gain can still be enhanced by the additional amplier.
On the aspect of the transient behavior, after IL occurs V out often oscillates
a bit before settling to the preset voltage. During oscillation, it is very likely that
the voltage drop (or overshoot) of V out is much larger than the steady-state V out
if the load current increases (or decreases) abruptly. These transient behaviors are
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not only dependent on the LDO's steady-state characteristics, but the loop gain at
high frequencies (or the bandwidth of the loop) is also a key factor. In this sense, the
topology in Fig. 2.3(b) more or less lowers down the bandwidth of the second loop as
it inserts into the loop one more node where the change of voltage takes some time.
As a result, the transient behavior of this topology is not as good as the original one
if the load is varying fast.
The basic concept of the proposed LDO is by building up multiple feedback loops
in such a way that each loop is in charge of lowering the output impedance for a
particular frequency range, the output impedance of the LDO at DC, low and high
frequencies can all be taken care of with good synergy of these loops.
2.2 The Proposed LDO Topology and Circuit Implementation
In this section, the proposed LDO topology as well as its circuit implementation
is presented. The advantages of the LDO, including fast load regulation, the area-
ecient frequency compensation scheme, the high-frequency notches in the output
impedance and the PSRR, and the impedance-oriented dynamic biasing scheme are
discussed in detail.
2.2.1 The Proposed Multi-Loop LDO Topology
The proposed LDO topology is shown in Fig. 2.4 with the load circuits rep-
resented by a load capacitor, CL and a current source, IL. The FVF LDO shown
in Fig. 2.3(a) is chosen as the output stage. Mc and Mdb are together working as
a current sensor. Note that the gate potential of Mp (V X) can be as low as the
saturation voltage (V ds sat) of Mdb, allowing a smaller aspect ratio of Mp (wp=lp,
equal to 1350µm/80nm in this implementation). Furthermore, it is desired but not
necessary for the pass transistor to work in saturation region thanks to the wide
dynamic range of V X. As a result, the dropout voltage can be reduced so as to
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Figure 2.4: Topology of the proposed LDO.
improve power eciency. A drawback for this type of FVF LDO is the limited input
voltage range. When V in jumps too high, the gate potential of Mp is forced to rise
by the loop, but the output voltage is the upper limit. As a result, Mp cannot be
turned o suciently and the LDO will lose ability to regulate the output. However,
in the applications of the proposed LDO, as aforementioned, the switching converter
preceding to LDOs can typically reduce the variations of the supply voltage of LDOs
to tens of mV, which the FVF LDO is competent to handle.
The transistor, M
0
p, is optional to the circuit. Its function is to further suppress
the overshoot of V out when a sudden drop of the load current happens. The trade-
o for this spike-suppression circuit is when the load current is small it causes a
considerable amount of extra quiescent current since its gate-source voltage is high
in this case, whereas it consumes negligible extra power with large load. Regarding
to this trade-o, in this implementation, the aspect ratio of M
0
p is set to as low as
450nm/90nm.
The speeds of the two feedback loops in the output stage (as discussed in Section
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2.1.2) are high whereas the loop gains of them are low. And hence these two loops
are useful for providing timely response to fast variations of load current while the
accuracy of the nally settled V out (steady-state characteristics) is left for the high
gain loop to handle, which is introduced as follows. The proposed LDO constructs
a high gain feedback path (depicted as a dashed curve labeled with `3' in Fig. 2.4)
using a voltage sensor (comprised of two resistors, R1, R2 and a capacitor, C1), an
error amplier (EA) and an inverting amplier (IA) to generate a controlling signal,
V ctrl, that dynamically adjusts the gate potential of Mc, instead of xating it to
V set as is shown in Fig. 2.3. Due to concerns of quiescent power and stability, this
feedback path is only supposed to provide high gain at DC and low frequencies, and
hence its bandwidth is conned to a value much lower than that of the second path
in the output stage.
Because this feedback path is in parallel to (instead of cascading) the second
path, the loop gain of the whole LDO is, roughly speaking, the sum of the gain of
each individual loop. With the help of the two-stage amplication, the whole loop
gain at DC and lower frequencies is boosted compared with that of the FVF LDO.
As a result, both steady-state line and load regulations are enhanced. And the whole
loop gain at high frequencies is taken care of by the second loop thanks to its wide
bandwidth. Detailed analysis will be given in the following sub-sections.
Another loop, the signal path of which is illustrated as the dash-dot curve labeled
with `4' in Fig. 2.4, is introduced for the active frequency compensation and dynamic
biasing, which will be discussed in detail in the following sub-sections.
The full schematic of the proposed LDO is shown in Fig. 2.5 and the design
parameters are listed in Table 2.1. The implementation of EA adopts complementary
input devices, which not only has the EA's transconductance enhanced but also
makes it symmetric around the dierential pairs' equilibrium point so as to better
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Figure 2.5: The full schematic of the proposed LDO.
Table 2.1: List of Parameters of Devices in Fig. 2.5
Mp:1350µm/80nm M
0
p: 450nm/90nm Mc:80µm/80nm
Mdb:27µm/80nm M1,2:12µm/160nm M3,4:960nm/160nm
M5:2.2µm/120nm Mdio:740nm/160nm Mcrs:660nm/160nm
Mbp1:96µm/480nm Mbp2:14.4µm/480nm Mbn:6µm/480nm
Cc1:502fF Cc2:651fF Cc3:405fF
C1:207fF R1:78K
 R2:122K

* Mdio and Mcrs represent the two identital diode-connected and
cross-coupled load transistors in the EA, respectively.
suppress both the output voltage overshoots and droops. A weak positive feedback
is employed in the EA's load to enhance the slew rate, while the IA is realized by a
simple single-ended common-source amplier. The seven switches are optional and
their function is discussed in later sub-section.
2.2.2 Output Impedance
The output impedance of LDO determines the load regulation performance. The
aforementioned loops contribute to output impedance in dierent frequency ranges
and together can achieve a wide-range low output impedance, the analytical discus-
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sion of which is given as follows.
The output impedance, Zout(s), of the proposed LDO including the load capaci-
tance, CL, is derived upon the small-signal circuit model shown in Fig. 2.6 with the
meanings of symbols explained in the gure caption. The model construction detail
is not imperative to the discussion of this sub-section and will be covered in the next
sub-section. By closing the outermost loop (i.e., shorting V ol in and V out in Fig. 2.6
together), Zout(s) can be derived as
Zout (s)  1
[go (s) + sCL] [1 +Hol (s)]
; (2.1)
where the term Hol(s) is the open-loop transfer function from V ol in(s) to V out(s) (or
the loop gain of the proposed LDO); the term [go(s)+sCL] is the open-loop output
impedance of the LDO (i.e., the equivalent output impedance of only the output
stage loaded with decoupling capacitors) with go(s) being the part contributed by
the LDO's output stage (i.e., the conventional FVF LDO shown in Fig. 2.3(a)) and
sCL being the decoupling capacitor's contribution. The expression of go(s) is given
by
go (s)  gmc + (gmp + sCgsp)  ACS (s) + gdsp; (2.2)
where ACS(s) is the gain of the current sensor in the output stage and is approximated
by
ACS (s)  gmc + sCgdp
gdsc + gdsB + s (Cgsp + Cgdp)
: (2.3)
The rst and second parts of go(s) respectively reect the helps of loop `1' and `2' in
FVF, with the third part being the intrinsic output resistance. And the help of loop
`3' is reected from (2.1) which indicates that, compared with that of the FVF LDO,
the closed-loop output impedance of the proposed LDO is improved by [1 +Hol(s)],
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with Hol(s) given by
Hol (s) =
Vout (s)
Vol in (s)
(2.4)
 K(s+z1)

s2+s
!LCZ
QLCZ
+!2LCZ

(s+p1)

s2+s
!LCP
QLCP
+!2LCP

s2+s
!OS
QOS
+!2OS
 ; (2.5)
where the zeros and poles are to be elaborated in Section 2.2.3 and the factor K
represents those ultra-high-frequency poles and zeros that are out of concern. In
(2.5), the pole, p1, is the dominant pole, within which the amplitude of Hol(s) is
dominated by the high low-frequency gain of the loop `3', i.e., approximately
AEA DCAIA DCR2=(R1 +R2): (2.6)
Beyond p1, jHol(s)j begins to roll o and even goes below 1 after the unity-gain
frequency. Therefore, beyond the unity-gain frequency the improvement factor,
[1+Hol(s)], approximately degrades to 1 and Zout(s) is roughly the same as that
of FVF LDO. Now that the loop `4' extends the bandwidth of Hol(s) by introduc-
ing a pair of left-half-plane complex zeros (LCZ), it also oers contribution in the
frequency range from !LCZ (the frequency where the LCZ locates) to the unity-gain
frequency, more discussion of which is presented in the following sub-section.
Therefore, each loop of the LDO takes part in improving Zout(s) within a certain
frequency range and the rst three loops can be independently tuned to achieve
a specic output impedance while the fourth loop, along with the compensation
capacitors, tackles the stability problem of the whole LDO.
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2.2.3 Stability Analysis and Frequency Compensation
The proposed LDO has four extra poles to be concerned in addition to the two
poles in the original FVF topology. Three of the extra poles are introduced by
the high-gain loop: one in the voltage sensor and the other two in the two-stage
amplication circuits (i.e., EA and IA). And the last one is related to the fourth
loop. Therefore, its stability is not automatically guaranteed and careful analysis as
well as proper frequency compensation is needed to make sure the synergy among
those loops is stable. The stability analysis is conducted upon the aforementioned
small-signal model as well through inspecting the zeros and poles of the open-loop
transfer function (or the loop gain), Hol. Derived from the circuit shown in Fig.
2.4, the model applies the rst-level MOSFET AC model to those transistors in Fig.
2.4 and adopts well-known small-signal models [15] of the typical fully dierential
amplier and the common-source amplier for the EA and IA, respectively. Note
that V ol in here is not the supply voltage of the LDO which is treated as AC ground,
but is a virtual input voltage for deriving the open-loop transfer function. In the
state-of-the-art technologies, the parasitic capacitances of the devices are small, thus
the poles are somewhat closed to each other before compensation. As a result, the
frequency response of the loop gain without compensation would be very likely to
have negative phase margin that indicates closed-loop instability, which is illustrated
by the dashed line in Fig. 2.7(a) and by the simulation result in Fig. 2.8(a).
To solve this problem the pole-splitting frequency compensation schemes are con-
ventionally used such as the Miller compensation techniques. However, with a large
load capacitance, depending merely on Miller compensation techniques may result
in multiple large compensation capacitors that take up much silicon area; also, doing
so tends to achieve small loop bandwidth (i.e., low unity-gain frequency). This work
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Figure 2.7: Illustrative Bode plot of the loop gain of the proposed LDO. (a) Before
and after compensation. (b) With dierent load currents.
introduces an active bypass across the IA and Mc, which starts from the negative
output of EA through the active element Mdb and then ends at node X. Through a
complicated derivation, it is proven that this bypass can generate a pair of left-half-
plane complex zeros (LCZ) that improves the phase margin of Hol. In addition, a
pole-splitting technique is also adopted by connecting the input of EA and the output
of IA with the capacitor Cc1, which makes the dominant pole far from the rest of the
poles. Also, by using Cc1, the two poles related to the EA and IA are transformed
from real poles before compensation into a pair of complex poles (referred to as LCP
in the following discussion), the function of which is discussed later. Another two
grounded capacitors, namely Cc2 and Cc3, are simply connected to the outputs of
EA and IA, respectively, to aect the positions of the LCZ and LCP. Relative loca-
tions of major poles and zeros are illustrated in Fig. 2.7(b). The following pole/zero
analysis is unraveled in the sequence of frequency. The lowest-frequency pole (i.e.,
the dominant pole), p1, lowered by the pole-splitting technique, is given by
p1    2gaga2
gmagma2RpCc1
=   1
Rp(AEA DCAIA DCCc1)
; (2.7)
where Rp, the equivalent resistance at the input node of EA, is equal to R1R2=(R1+
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R2) and (AEA DCAIA DCCc1) is the equivalent capacitance at that node given by the
Miller eect on Cc1. After p1, the magnitude of Hol starts to roll o with the slope
of -20dB/dec; the phase is also dropping.
Next to p1, the lowest zero is from the capacitive bypass of R1 and can be ex-
pressed as
z1 =   1
R1C1
: (2.8)
This zero counteracts the inuence of p1 on the Bode plot, leveling o the magnitude
of Hol and tending to pull the phase back.
The LCZ, namely z2 and z3 in Fig. 2.7(b), are designed to the frequencies higher
than z1, which not only uplift the magnitude of Hol but also dramatically pull the
phase up as shown in the simulation results in Fig. 2.8. It is good for the Q-factor of
this LCZ to be high because the higher it is, the more the phase gets pulled up and
hence the better the phase margin. The location of the high-Q LCZ on the Bode
plot , as well as the Q-factor, is given approximately by
!LCZ 
r
gmcgma2ga
gmBCc2(Cc1 + Cc3)
;
QLCZ 
p
gmcgmBgma2gaCc2(Cc1 + Cc3)
gmB[Cc2ga2 + (Cc1 + Cc3)ga]
:
(2.9)
It is inferred from (2.9) that this pair of zeros are introduced by the active bypass
in the fourth loop because if without the loop, i.e., connecting the gate of Mdb to a
xed voltage bias instead of the negative output port of the EA, then it is equivalent
to setting gmB to zero. Then according to (2.9), the LCZ should locate at innitely
high frequency. Thanks to this active bypass, the resultant LCZ not only pulls up
the phase but also extends the loop bandwidth as it elevates the magnitude too.
However, these two aspects alone cannot guarantee a good phase margin because
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over-extending the bandwidth can possibly lead to pushing the unity-gain frequency
up to a certain frequency where the phase is already severely deteriorated by high-
frequency poles, such as p4 and p5. As a matter of fact, designing this LCZ should
coordinate with the design of z1 in the manner that z1 should not be too close to p1
in order to make jHolj at LCZ low enough to keep the extension of bandwidth from
exceeding the `stability-safe' region.
The LCP introduced by Cc1 is designed right higher than the LCZ, so that a
magnitude peak happens in the Bode plot at the frequency approximately where the
LCP locates. If the distance between the LCZ and the LCP is far enough, this peak
can be high and cause an obvious notch in the magnitude of the output impedance
of the LDO. As is motivated by the scenarios discussed in Section 2.1.1, this notch
is helpful for better reduction of the LDO's output voltage variation, and will be
discussed and demonstrated with simulation results later. The frequency of the peak
can be approximated by
!peak  !LCP 
r
gmagma2
2Cc2(C1 + Cc3 + C1Cc3=Cc1)
; (2.10)
with the Q-factor given by
QLCP  Rp
p
0:5gmagma2Cc1Cc2(C1Cc1+C1Cc3+Cc1Cc3)
Cc2(Cc1+Cc3)
: (2.11)
Regarding to (2.8){(2.11), the passive parameters involved in the frequency compen-
sation are Cc1, Cc2, Cc3 as well as C1. By tuning them, the stability problem of the
LDO can be solved without changing the loops' DC gains as well as the quiescent
current which are designed prior to the compensation. Note that the leveling-o of
the magnitude after the pair of LCP is not caused by a zero since, at frequencies
below p4, the number of poles is three and so is that of the zeros. The illustrative
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magnitude curve in Fig. 2.7(b) should have leveled o right after p2;3. However, the
authors deliberately drew a peak at p2;3 in an attempt to demonstrate the magnitude
peaking caused by relatively high Q of the complex poles.
The two poles, p4 and p5, contributed by the output stage, are the roots of the
factor (s2+ s!OS=QOS+!
2
OS) in the denominator of Hol, which are apparently load-
dependent. Under dierent load current conditions as well as dierent amounts of
load capacitance, these two poles vary over a wide range, as illustrated by Fig. 2.7(b).
The expressions for !OS and QOS, given by (2.12), are derived under the condition
that CL  Cgsp, Cgdp and Cgsc. As (2.12) indicates, when CL increases, p4 and p5,
moving down towards the low frequency region, will decrease the bandwidth, and
vice versa. On the other hand, when IL increases, gmp and gdsp get dominantly large,
thus p4 and p5 will rise to higher frequencies. When IL is as low as close to zero,
in which case both gmp and gdsp will dramatically decrease, the bias current of the
output stage will be boosted by the dynamic biasing technique (discussed in Section
2.2.5) to keep gmp sustaining a relatively large value. Additionally, gmc is also helpful
to alleviate the down-move of the poles.
!OS 
s
gmp(gmc + gdsc) + gdsp(gdsB + gdsc)
CL(Cgsp + Cgdp)
;
QOS 
p
[gmp(gmc+gdsc)+gdsp(gdsc+gdsB)]CL(Cgsp+Cgdp)
gmpCgdp+(gdsc+gdsB)CL+gdsp(Cgsp+Cgdp)
:
(2.12)
The analysis above are supported by the simulated Bode plots in Fig. 2.8(b) and
(c). It can be read from the cursors that when IL is 0mA the phase of Hol at the
unity-gain frequency is about -293.7 degrees. Considering the initial phase shift of
180 degrees at DC, the phase margin is 66.3 degrees and is 116.9 degrees at 100-mA
load condition. In Fig. 2.8(c), with the amounts of load capacitance ranging from
1pF to 1nF at the step of one decade, the phase margins are accordingly 88.8, 32,
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66.3 and 94.3 degrees, respectively. It has to be mentioned that although when CL is
10pF the phase margin is not so good as the other cases, yet the LDO is still stable
in this case. Furthermore, those good phase margins when CL is equal to the other
values indicate that once CL is somehow dened for sure to be around 10pF, the
LDO can be re-designed specically to achieve better phase margin.
2.2.4 Notch in the Output Impedance and PSRR
As aforementioned, the magnitude of Hol has a high peak within the unity-gain
frequency. Regarding to (2.1), it can be inferred that Zout has a corresponding
notch at the peak frequency. The width and depth of the notch are related to the
distance between LCZ and LCP as well as the Q-factors of them. As indicated by
(2.9) and (2.11), increasing Cc1 can enlarge the distance between LCZ and LCP and
hence make the notch deeper, so that the LDO can achieve better suppression of
load-induce noise around !peak.
It is also worth to mention that, indicated by (2.9){(2.11), this notch is almost
immune to load current conditions because the parameters in those equations vary
little with IL. And hence, although those equations are derived from the small-signal
model, this notch works even when the load current variation is large.
However, there is a trade-o that larger Cc1, which is good for the notch, can
lead to lower p1 according to (2.7), which degrades Zout within the frequency range
from p1 to the frequency where the notch starts. As a result, for those load current
variations with its power spectrum density dominantly clustering around a certain
frequency besides DC, say, the local clock frequency as discussed in Section 2.1.1,
Cc1 should be designed to create a deep impedance notch at that frequency; for
those with its power spectrum density widely spreading out (e.g., a step waveform),
Cc1 should be as small as possible on the premise of achieving good enough phase
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margin. Therefore, for regulation of a local block, the circuits in which are probably
well-synchronized with little skew, larger Cc1 is preferable; for regulation of those
unsynchronized blocks or those tolerant of large clock skews, smaller Cc1 is better.
To increase the exibility for this notch, programmable capacitors can even be
applied to Cc1 and the other two compensation capacitors to enable digital tunability
of Zout. So that if the prediction of the characteristics of upcoming load currents is
available [18] (which is not in the scope of this work though), the predictor can send
digital tuning signals to set the LDOs with the most suitable output impedances.
The PSRR of the LDO is also possible to possess this notch depending on the
forward path from the power supply to the output of the LDO. There are four such
paths in the proposed topology: through the bandgap reference input, through the
bias circuits of the EA and IA, and through the pass transistor. Since the noise
through the former three paths can be eectively suppressed by the PSRRs of the
bandgap, the EA and IA, respectively, and further get ltered by Cc2 and Cc3 before
it gets to the output node, the major part of supply noise comes from the pass
transistor path. In this sense, the PSRR can be approximated as
PSRR  gmp + gdsp
[go(s) + sCL] [1 +Hol(s)]
: (2.13)
Since the nominator in (2.13) has no additional zero, the Hol can also introduce the
same notch into PSRR as in Zout (in fact, there is an zero introduced by Cgsp which
is omitted because it lies far higher than the notch frequency and hence has little
impact on the appearance of the notch). Similarly, by aligning the PSRR notch to
the switching frequency of the preceding switching converter, the LDO can achieve
better suppression of the supple voltage ripple. The benets of the notch are to be
demonstrated by simulation results in Section 2.3.
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2.2.5 Dynamic Biasing
Dynamic biasing techniques are benecial in power saving because the bias cur-
rent of LDO is adaptively adjusted so as to let quiescent power be consumed only
when it is needed. Traditional dynamic biasing techniques lay more emphasize on
power-eciency. In [11], the quiescent current is adjusted in phase with IL varia-
tion. In this case, when IL is large, the bandwidth of LDO is extended by consuming
additional power to reduce the output impedance at high frequencies; on the other
extreme, Iq is largely reduced in order to maintain good power eciency, but de-
grades Zout. Dierent from this scheme, the proposed dynamic biasing scheme is
carried out on two levels. The rst level, termed LDO local dynamic biasing, gives
priority to improving Zout when the load circuits operate in normal mode.
As indicated by (2.1) and (2.2), the major change of Zout due to the change of IL
comes from gmp and gdsp. When on the light-load condition, little current ows
through Mp and Mp works in the sub-threshold region with very small gmp and gdsp;
when on heavy-load condition, Mp works in saturation region or even in linear region
and hence gmp and gdsp will increase by several orders of magnitude. Although ACS(s)
and Hol can be somewhat higher at light-load conditions, its impact is overwhelmed
by that of gmp and gdsp variations. Consequently, Zout will increase signicantly as
IL decreases. Since the worst Zout happens on light-load conditions, when IL is low
the proposed scheme allocates larger bias current to the output stage to increase gmp
and gdsp and eventually lower Zout. Also, it is well-known that Zout is worse at high
frequencies than at low frequencies. Therefore, this dynamic biasing scheme, which
only changes bias current of the output stage, targets on improvement of Zout at
high frequencies instead of that at low frequencies which is already good enough.
Based on this concept, the circuit for the local dynamic biasing is realized with
28
transistors, namely Mdb and Mc in Fig. 2.4. That is, only the quiescent current
of the output stage is dynamically adjusted since the output stage has a signicant
impact on high-frequency output impedance. Assume the output voltage has settled
to the preset value. Then Mc and Mdb are working like a typical class AB amplier as
illustrated in Fig. 2.9(a). The relationship between the quiescent current (Ibias) and
the input voltage (V set) of a class AB amplier is illustrated in Fig. 2.9(b), which
is analogous to the relationship between the bias current of Mdb and V db. Then the
dynamic biasing of the output stage is as follows. When IL is 0A, the output stage
is biased at some point near and on the right-hand side of the peak (illustrated as
the solid line in Fig. 2.9(b)). As IL goes up, V out drops which triggers the loop `4'
as well as loop `3' to pull up V db and V ctrl. Thus, the bias point of Mc and Mdb is
moving down along the direction shown as the dashed arrowed line in Fig. 2.9(b).
Fig. 2.9(c) gives the simulation result of the total bias current (Iq) of the proposed
LDO versus IL. By dynamic biasing, Iq is about 408µA on average.
By now this scheme only works when the load circuits operate in normal mode,
i.e., the activity of load circuits is high. In this scenario, the load current of the
LDO is switching frequently and for most of time stays above, say, 30% of the rated
maximum load current. Hence, the moment when IL drops to zero lasts very shortly
and the negative impact of the proposed "reverse" dynamic biasing on light-load
power eciency is negligible, however, the benet on reducing undershoot of V out is
large as to be shown in Section 2.3.1.
For the case that the load circuits are idle or in "sleep" mode, to improve the
power eciency, the power gating concept is borrowed as the second level dynamic
biasing. Consider the system shown in Fig. 2.1 where several LDOs are together
regulating one power domain, several power switches are introduced into the topology
as shown in Fig. 2.5 for turning on and o the LDO. When the load circuits enter
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Figure 2.9: Relationship of quiescent current and input voltage of class AB amplier.
(a) Schematic of a simplied class AB amplier. (b) I-V curve. (c) The simulation
results of the total bias current for the LDO vs. load current.
the "sleep" mode, most of the LDOs can be turned o while leaving only one or two
LDOs on to maintain the rated output voltage so as to enhance power eciency.
Note that in the 90nm CMOS technology we used, the decap leakage current is
about 1.9µA/pF. As a result, if for example a power domain has decap of 10nF,
the leakage current by decap will be about 19mA, let alone to say the subthreshold
leakage of MOSFETs. Therefore, even in sleep mode, due to leakage current from
load circuits or decaps, the regulators can still achieve good power eciency. And
to the authors knowledge, the state-of-the art CPUs, like the Intel Nehalem series,
are already supporting on-chip power gating. we expect no daunting diculty in
implementing load activity monitoring and digital control of those switches.
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2.3 Simulation Results
The LDO shown in Fig. 2.5 is designed in a commercial 90-nm CMOS technology.
The circuit simulations are done using BSIM4 model obtained from the foundry.
The nominal input and output voltages are 1.2V and 1V, respectively, and the rated
maximum load current, Imax, is 100mA. For the decoupling capacitance (decap) up
to 1nF, the total amount of compensation capacitors, namely Cc1, Cc2 and Cc3, is
1.6pF; if the bypassing capacitor, C1, in the voltage sensor is counted in, it is up to
1.8pF in total, occupying an area of about 0.003mm2.
2.3.1 Load Regulation
Fig. 2.10 shows the transient responses to load currents jumping between 0mA
and 100mA with dierent rise times. For steady-state characteristics, the settled
output voltage of 1.00026V at zero load drops to 999.92mV at the load of 100mA,
achieving an ultra-high load regulation accuracy of 0.003mV/mA. The maximum
voltage drop for 10-ns rise time of IL with 100-pF decap is about 43mV; it increases
to 113mV and 122mV for 1-ns and 100-ps rise time, respectively, with 600-pF decap.
Furthermore, the transient responses to load current stepping between 1mA and
101mA are also simulated. This is in an attempt to emulate more realistic situations
in which the decap leakage current as well as sub-threshold leakage of MOSFETs in
the load circuits contributes a considerable amount of load current, say, 1mA in this
case. The step size remains 100mA for comparison purpose. The results are shown
in Fig. 2.11, Fig. 2.12 and Fig. 2.13 for the above three types of load transients
respectively. It is shown that the maximum voltage drops are 28mV, 88mV and
95mV, respectively. The improvements are brought by the smaller output impedance
at the starting point of the load current step. For example, at the beginning of the IL
step in the rst case (i.e., IL=0mA), Zout at DC is about 109m
, while it is 32m
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Figure 2.10: Transient responses to load current stepping between 0mA and 100mA.
(a) tr = 10ns, CL=100pF. (b) tr = 1ns, CL=600pF. (c) tr = 100ps, CL=600pF.
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Figure 2.12: Transient responses to load current stepping between 1mA and 101mA
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in the second case (i.e., IL=1mA). This also veries the concept of the proposed
dynamic biasing scheme that Zout on the minimum-load condition is to be reduced
in order to reduce the maximum voltage drop.
2.3.2 Robustness to Process, Temperature and Mismatches
To capture the sensitivity of the proposed LDO to the process variations as well
as device mismatches, a 1000-sample Monte Carlo simulation is conducted using
process and mismatch models the foundry provides. The steady-state characteristics
at IL=0A and IL=100mA are shown in Fig. 2.14(a) and (b), respectively. The mean
and standard deviation of the steady-state output voltage at IL=0A are 1.0005V and
2.5mV respectively, with those at IL=100mA being 1.00005V and 2.4mV respectively.
The average bias currents of the 1000 samples are also calculated from the simulation
data with the mean of 424µA and the standard deviation of 72.6µA. The binned
result is shown in Fig. 2.14(c) with the number of samples in each bin labeled
right above the bin. The transient load characteristics is simulated with the load
current stepping between 1mA and 101mA within 100ps and with 600-pF decap.
The results are shown in Fig. 2.14(d) and (e). The mean and standard deviation
of the maximum voltage drop are 92.5mV and 7.4mV respectively, with those of the
output voltage overshoot being 90.9mV and 8.3mV respectively. Of the 1000 samples
there are only 50 samples, either voltage drops or overshoots of which exceed 10%
(i.e., a conventional specication for LDO's transient load regulation performance)
of the rated output voltage.
In reality, the LDO is supposed to work under various temperatures. A sweep
simulation on temperature is also conducted to verify the LDO's performance under
the temperature ranging from -40C to 85C. The result shown in Fig. 2.15(a) shows
that the variations of the steady-state output voltage for both IL=0A and IL=100mA
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Figure 2.14: Monte Carlo simulation results (1000 samples) at CL = 600pF. (a)
Steady-state output voltage at IL= 0A. (b) Steady-state output voltage at IL=
0.1A. (c) The average biasing current of the LDO. (d) The maximum voltage drop
when load current is switching between 1mA and 101mA within 100ps with CL =
600pF. (e) The voltage overshoot when load current is switching between 1mA and
101mA within 100ps with CL = 600pF.
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Figure 2.15: Temperature-sweep simulation results. (a) Steady-state output voltage.
(b) Transient load regulation with load current switching between 1mA and 101mA
within 100ps and CL = 600pF.
are conned within 3mV; it also demonstrates that the quiescent current will increase
with temperature at the slope of roughly 1.9µA/C. And the maximum voltage drop
and overshoot vary within the ranges from 89mV to 98.6mV and from 91.5mV to
94mV, respectively. And hence, the LDO can still meet the specications under a
wide range of temperature.
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2.3.3 Line Regulation
The transient line responses are also simulated for a 1.15{1.25-V input voltage
step with both 1-ns and 1-µs transition times under load conditions of IL=0mA and
IL=100mA. For steady-state characteristics, the settled output voltage is jumping
between 1.00028V (V in=1.25V) and 1.00071V (V in=1.15V), achieving line regulation
accuracy of 4.3mV/V. The transient output voltage variation with 1-ns V in transition
time is less than 13mV when IL=0mA and less than 55mV when IL=100mA as shown
in Fig. 2.16(a), while the variation with 1-µs V in transition time is less than 0.7mV
when IL=0mA and less than 1.3mV when IL = 100mA as shown in Fig. 2.16(b).
2.3.4 Comparison with the Antetypes
To better demonstrate the evolution of the proposed LDO from the basic FVF
topologies, the original FVF-based LDO as shown in Fig. 2.3(a) and an improved one
shown in Fig. 2.3(b) (which is the base of the LDO in [8]) are re-designed in 90-nm
technology with their quiescent currents approximately the same as the proposed one
in an attempt to perform a valid comparison. Only 1-pF load capacitance mimicking
power line (without decoupling) parasitic capacitance is attached to each output
node of the three LDOs, so as to compare these LDOs' load regulation performances
without the help of decaps.
On the aspect of AC characteristics, Fig. 2.17 shows the output impedances of
these three LDOs on the load conditions of both IL=1mA and IL=100mA. Zout
of the LDO in [8] (LDO2) at frequencies from DC to 1MHz is lower than that of
the original topology (LDO1) as discussed in Section 2.1.2, and the proposed LDO
(LDO3) achieves the lowest Zout in this frequency range, about 15{20-dB lower than
that of LDO2. At frequencies from 10MHz to hundreds of MHz, Zout of LDO2 de-
grades more quickly with frequency than LDO1 because of LDO1's wider bandwidth.
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Figure 2.16: Transient responses to input voltage steps. (a) 1-ns V in transition time
with CL = 600pF. (b) 1-µs V in transition time with CL = 100pF.
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Figure 2.17: Comparisons of the three LDOs' output impedance. (a) At IL=1mA,
CL=1pF. (b) At IL=100mA, CL=1pF.
Better than these two, LDO3 achieves the lowest Zout, though close to that of LDO1.
Therefore, the proposed LDO has the best output impedance in the frequency range
from DC to hundreds of MHz. Although for even higher frequencies Zout of the
proposed LDO appears worse than the other two, the actual Zout in this frequency
band is mostly lowered by using large amount of decaps.
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Figure 2.18: Comparison of the three LDOs' load transient responses at 1-µs transi-
tion time of the load current with CL being 1pF. (a) Voltage drops. (b) Overshoots.
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The load transient responses of the three LDOs are also compared shown in Fig.
2.18, Fig. 2.19 and Fig. 2.20. For load current ramping within 1µs (shown in Fig.
2.18), the voltage drop and overshoot of the proposed LDO are 0.7mV and 1.2mV,
respectively. There is at least 95% improvement over LDO1 with 22.5-mV voltage
drop and 25-mV overshoot, and at least 80% improvement over LDO2 whose voltage
drop and overshoot are 3.6mV and 6mV respectively. For load current jumping
within 100ns (shown in Fig. 2.19), the voltage drop and overshoot of the proposed
LDO are 3.8mV and 5.9mV, respectively. Compared with 24.8-mV voltage drop and
33.7-mV overshoot by LDO1 and 31.2-mV drop and 45.5-mV overshoot by LDO2, the
improvement is still more than 80% of the better of the two. For the load transient of
10-ns transition times (shown in Fig. 2.20), the voltage drop and overshoot of LDO3
are 37mV and 35.4mV respectively, while those of LDO1 are 82.9mV and 79.4mV
and those of LDO2 are 198.5mV and 187.8mV, respectively. In the comparison,
LDO1 achieves better transient load regulation than LDO2 when the transients of
IL are fast, while LDO2 wins over LDO1 when IL transients are slow. But in both
cases, the proposed LDO performs the best of the three.
2.3.5 Benets of the Notch
Fig. 2.21 demonstrates the eect of the impedance notch on load regulation. The
non-notched implementation is realized by simply changing Cc1 from 500fF to 85fF
and Cc2 from 650fF to 1pF. Fig. 2.21(a) shows the output impedance dierence with
and without a notch. Although the implementation with the notch exhibits worsened
Zout in the band of 10K{30M-Hz, it gives a 25-dB improvement at about 66MHz.
Because the power spectrum density of the load transients can peak around a certain
frequency which the notch can be aligned to, the notched LDO is still able to achieve
better noise suppression in the scenarios discussed in Section 2.2.4. Transient simu-
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Figure 2.21: Load regulation performance comparison of the implementations with
and without the notch (IL = 100mA and CL = 1nF). (a) Output impedance. (b)
Comparisons of transient responses.
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Figure 2.22: Line regulation performance comparison of the implementations with
and without the notch (IL = 1mA and CL = 600pF). (a) The PSRRs. (b) Compar-
isons of transient responses.
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lation result shown in Fig. 2.21(b) veries the benet of the notch. A peak-to-peak
output voltage variation of 95mVpp of the "notched" LDO caused by a periodic load
current ramping up and down within 7{8 ns (corresponding to frequencies around
66MHz, i.e., the notch frequency in this implementation) is compared with that of
193mVpp by the one without the notch, achieving an improvement of over 50%.
Fig. 2.22 demonstrates the eect of the PSRR notch on line regulation. The
PSRRs of the two implementations are compared in Fig. 2.22(a). It is shown that
the PSRR notch frequency is almost the same as that of output impedance notch
which veries what is discussed in Section 2.2.4. The transient simulation is set up
in the following way: the input voltage of LDO is provided by a sine voltage source
with amplitude of 25mV at the exact frequency of 66MHz, mimicking the output
ripple of the preceding switching DC-DC converter. And the result in Fig. 2.22(b)
shows that the LDO with the notch suppresses supply ripple to as small as about
750µVpp compared with that of about 10mVpp by the one without the notch.
Note that the notch frequency, 66MHz, is for demonstration and can be tuned,
according to (2.11), to the actual switching frequency in a specic application.
Fig. 2.23 also shows a good immunity of the notch frequency to variations of
both the input voltage and load current, which, from another perspective other than
time-domain simulation results, veries that the notch can work under large-signal
condition, although it is demonstrated by small-signal analysis results.
2.4 Performance Comparisons
The performance comparisons of the propose LDO with some recently-published
on-chip LDOs are summarized in Table 3.1. Since the maximum voltage drop due
to load variation is closely related to the transition time (tr) of the load current, the
comparison chooses the kind of gure of merits (FOM) that takes tr into account.
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Figure 2.23: Inuences on the impedance notch frequency of V in and IL. (a) Varying
V in. (b) Varying IL.
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FOM1 in [9] is given by
FOM1 = K
VoutIq
IL
; (2.14)
where K is load current transition time ratio that is dened by
K =
tr used in the work being compared
The smallest tr among all compared works
: (2.15)
The unit is Volt. However, this FOM does not reect the fact that the output
capacitor also has a signicant impact on the voltage drop. And hence, we also
perform the comparisons of the FOM dened as [4]
FOM2 = Co
VoutIq
I2L
; (2.16)
where Co is the total capacitance of all extrinsic capacitors connected to the output
of the LDO. The unit of this FOM is second. Finally, we dene another gure of
merit (FOM3) that combines considerations in the above two as
FOM3 = Co  FOM1: (2.17)
The unit of this FOM is Coulomb. All the three FOMs are encouraged to be small.
The proposed LDO achieves comparably fast load transient response with respect
to the design in [4] while the quiescent power it consumes is about 7% of that in [4].
And the total amount of on-chip capacitors inside the LDO is less than 2pF, compared
with 6pF in [8] or 7pF in [9] or 26pF in [12], and hence it occupies smaller chip area,
achieving higher area eciency. Whereas the LDO in [13] adopts N-type source
follower as the output stage which has tightly-constrained gate-to-source voltage,
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plus it is implemented by using the thick-oxide devices, resulting in a relatively
large chip area. Regarding to FOM1, the proposed LDO is more than ten times
better than the best among the others for the applications where there are ultra-fast
load variations, while it is also improved signicantly regarding to the other two
FOM's for the applications where the load variations are relatively slow. Note that
in calculation of the three FOM's, the output capacitor of the proposed LDO is set
to be 600pF for the 100-ps load transients, and be less than 1pF for the 100-ns/1-µs
load transients.
2.5 Summary
This chapter demonstrates an on-chip LDO topology with multiple feedback loops
that enhances both steady-state and transient load regulation performances as well
as the suppression of the input voltage ripple. An active frequency compensation
scheme is also presented to improve the LDO's area eciency while ensuring stabil-
ity. Designed in 90-nm CMOS technology, the LDO shows robustness to process and
temperature variations as well as device mismatches by thorough simulations. Per-
formance comparisons with recently reported works manifest that the LDO achieves
better load regulation by more than ten times than the best of the compared if con-
suming the same amount of quiescent current, and only occupies chip area of about
60 percents of the smallest among its peers. And hence, it is advantageous to employ
the proposed LDO for voltage regulation in modern high-performance ASICs.
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3. A POWER-EFFICIENT ON-CHIP LDO ASSISTED BY SWITCHED
CAPACITORS FOR FAST TRANSIENT REGULATION*
The fully on-chip linear regulator (LDO), compared with its counterparts (e.g.,
fully integrated switching-mode DC-DC converters) is usually more area-ecient,
and hence can be placed closer to the loading circuits for better supply noise sup-
pression [4, 9]. Specically, it better shields the load circuits from the static and
dynamic voltage drop caused by parasitic inductance and resistance of the package
and o-chip components. And it can also provide isolation of the on-chip decoupling
capacitors (decap) from the package [6], rendering improved power supply integrity
which is otherwise endangered by fast load current variations and package-decap
resonance.
As mentioned in Chapter 1, improved power integrity is helpful to improve power
eciency. The tangible benet in terms of power saving by a well-regulated power
delivery system is illustrated in Fig. 3.1. For specied functioning and performance of
the load circuits, there is a lower bound of supply voltage (Vsup min). To accommodate
dynamic voltage drop, the actual supply voltage (VDD) in an unregulated system
should be elevated considerably to allow for some margin, which causes excessive
power consumption. In contrast, in a regulated system, the signicantly reduced
transient noise on the output of the LDO (Vreg) allows smaller margin above Vsup min.
On the other hand, the noise on the supply voltage of the regulator (V
0
DD) can
also be smaller than that on VDD of an unregulated system, because the IR drop
from the external supply to the regulator is less than that to the load circuits and
*Reprinted with permission from \A power-ecient on-chip linear regulator assisted by switched
capacitors for fast transient regulation" by S. Lai, & P. Li, 2013. Proceedings of 14th International
Symposium on Quality Electronic Design, 682{688, Copyright [2013] by IEEE.
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Figure 3.1: An illustration of the benet on power saving from a well-designed reg-
ulator.
also, the package-induced resonance is suppressed. Therefore, if the dropout voltage
(VDO), i.e., the desired least voltage dierence between the input and output of
LDO, is suciently small, then V
0
DD can be actually lower than VDD, reducing the
aforementioned excessive power consumption.
Unfortunately, the downside of traditional on-chip LDOs is the considerably large
VDO that is needed for good transient regulation performance. Since the power
eciency of LDOs is upper bounded by Vreg=(Vreg + VDO), the high dropout voltage
is the major hindrance to achieving high power eciency of the system.
To reduce VDO by a certain factor, the width of the LDO's pass transistor needs to
be increased roughly by the same factor, which in turn can severely retard the feed-
back control loop and deteriorate transient performance. To combat this problem,
the traditional method prescribes a proportional increase of the bias current of the
pass transistor's driving circuit, which could result in an uproar of quiescent power
consumption. Therefore, the trade-o among the dropout voltage, transient response
and current eciency of traditional on-chip LDOs makes it dicult to achieve high
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power eciency and good transient response simultaneously.
To this end, we propose an implementation of a power-ecient on-chip LDO with
signicantly reduced the dropout voltage, and two eective techniques that employ
switched capacitors to overcome the degradation of the transient performances. The
rst technique switches a portion of on-chip decaps between the LDO's input and
output to exploit the voltage dierence. As charged up to a higher voltage, these
decaps are able to provide more charges to the load than non-switched ones. The
second technique utilizes the \spare" time (i.e., when Vreg is relatively stable) to store
charges on the switched capacitors. Once an abrupt transient load variation occurs,
the switched capacitors are hooked up to the gate of the pass transistor to speed up
the process of charging/discharging of the gate capacitance of the pass transistor.
And thus it can save a considerable amount of adjusting time for the LDO. With
the second technique implemented, the proposed LDO achieves about 70mV dropout
voltage while maintaining within 10% output voltage uctuation under load current
step of 5ns rise/fall time. With load capacity of 100mA, the LDO, including the
switched capacitor circuit, only consumes quiescent current of only 38A in total.
While the power overhead brought by the switched capacitor circuit is about 30% of
the original consumption, the dynamic voltage drop is improved by about 80%.
3.1 Concepts of the Proposed Techniques
In this section, the conceptual illustrations of the two proposed techniques are
presented. And the advantages of the techniques on power saving are demonstrated
as well.
3.1.1 The Switched Decoupling Capacitor
In the past decade, a few works on active decoupling capacitor (decap) design were
proposed to conquer the transient noise in power delivery systems (PDN) without on-
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chip regulators [35,36], which the authors believe can also be adopted in the on-chip
regulated PDNs. Suppose we apply the active decap to the regulated power grids.
The conceptual schematic is drawn in Fig. 3.2(a). At the beginning, the switches,
s1 and s2, are closed with s3 opened, so that the two decaps, Cd, are connected to
the power line in parallel. Once a suciently large voltage drop, Vreg happens due
to a sudden demand of load current, a sensing circuit will disconnect s1 and s2 and
connect s3. Thereby, the two decaps are connected in series and can deliver extra
charge, in the amount of Cd(Vreg  Vreg)=2, to the load to prevent further decrease
of the supply voltage.
Similar to this decap topology switching, we rst propose the switched decap
concept in a regulated power delivery network that exploits the dierence between
the supply voltage and the regulated voltage, as illustrated in Fig. 3.2(b). When
a voltage drop of Vreg occurs, Csw will be switched from the VDD rail to the Vreg
rail. The amount of extra charge by the switched decap is Csw(VDD   Vreg +Vreg).
Compared with the active decap techniques, the proposed technique has the following
three key advantages. 1), all the charge stored on Csw is utilized, i.e., there is no
waste of charge during the whole process, whereas in the scheme shown in Fig. 3.2(a)
a neutralization of charges happens when the two capacitors are switched into serial
connection. The evidence of the neutralization is in the dierence of available charges
of the two congurations. While in the parallel conguration the charges on decaps
available for the load is 2CdVref , in serial conguration the available charge is only
Cd
2
 2Vref = CdVref , which is halved, indicating that the other half is not available
for the load any more. The amount of the neutralized charge is equal to the amount
of charge provided to the load. 2), when switching back to the parallel connection,
Csw in the proposed technique will have little inuence on Vreg, while the two Cd's
in the active decap technique will draw up to CdVref charge from Vreg, which can
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be large enough to cause considerable secondary drop on the Vreg. 3), in the active
decap technique, there are more switches to operate, making control circuit more
complicate and potentially consuming more power; furthermore, s1; s2 and s3 should
not be turned on at the same time to prevent short-circuit path from Vreg to ground,
thus a specic delay circuit is needed to generate two non-overlapping sets of switch
control signals.
In summary, the proposed switched decap technique is more power-ecient and
can be a better t in the regulated power delivery system.
3.1.2 The Switched Positioning Capacitor
While the previous technique exploits the LDO's input-to-output voltage dif-
ference, we further propose a voltage positioning technique which is also based on
switched capacitors, but can work in the existence of small input-to-output voltage
dierence. The conceptual schematic is shown in Fig. 3.2(c). On top of a typi-
cal LDO circuit, the auxiliary circuit adopting the switched positioning capacitor
technique is shown in the dash-dotted box.
The principle of the technique is as follows. Initially the regulated power line
(Vreg) is above a preset threshold, the pull-down capacitor (Csw d) is connected to
ground; once Vreg drops below the threshold, the switch controller block will connect
Csw d onto the gate of the pass transistor. Then the gate potential of the pass
transistor (VX) will be pulled down due to charge sharing between Csw d and CX
(mainly the gate capacitance of the pass transistor). The time constant (sh) of the
change of VX is then RswC
0
X , where C
0
X = CXCsw d=(CX + Csw d). Similarly, if a
certain amount of Vreg overshoot happens, Csw u is switched to push up VX . If by
the LDO alone, VX can only be adjusted with the time constant (EA) of the error
amplier (EA) which can be much larger than sh. Since VX can be more quickly
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positioned to the proximity of the \right" voltage level by the proposed technique,
the LDO can react faster to the transient variations.
As for the quiescent power consumption, because the auxiliary circuits more
resembles digital circuits, as will be shown in the next section, they only bring about
a limited power overhead.
3.1.3 Discussions of the Two Techniques
Essentially, the fundamental reason for the above two proposed techniques to
work is that: the required positive (or negative) charges are pre-stored in the switched
capacitors when Vreg is relatively stable (i.e., no burst of variations), and when the
fast transient occurs these capacitors can quickly share charges, saving some amount
of charging/discharging time at critical nodes. Further, the storage of those pre-
obtained charges consumes limited power, and hence rendering small quiescent power
overhead.
Putting aside the common eectiveness on suppression of transient noise, the two
techniques both have their own application scopes.
The switched decap technique allows the switched decap to work independent of
the LDO main circuit. Therefore, the switched decaps can be widely distributed to
the places closer to the \hot spots", i.e., the heavy load noise sources, maximizing
the benet of local regulation.
On the other hand, the switched positioning capacitor technique is advantageous
in regulators of very low dropout voltage. With a fast response time, this technique
can be a competitive candidate in addressing the coniction between high power
eciency and good transient regulation.
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3.2 Circuit Analysis and Implementation
In this section, detailed analysis on the design of the circuits are presented. The
symbolic analysis is conducted based on the assumption that the load current vari-
ation is a step with a certain rise time (tr). And we also assume that the LDO does
not response to the Vreg variation earlier than its intrinsic response time (tresp); and
after tresp the LDO can quickly adjust itself to the \right" state. By this means, the
LDO is underestimated and the later conclusions based on these assumptions tend
to be conservative. For simplicity of words, the analysis of transient behaviors at the
rising edge of load current is performed; behaviors at the falling edge is similar and
omitted.
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Figure 3.3: Schematics of the switched capacitor circuits. (a) The push-up circuit.
(b) The pull-down circuit. (c) The schematic of the comparator.
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3.2.1 Design of the Switched Capacitor Circuits
The schematics of the switch controllers are shown in Fig. 3.3. In order to cut
down the number of voltage references required, all Vref are the same as that used
in the LDO. Dierent resistive voltage dividers (Ra, Rb and Rc, Rd) are used to
have dierent thresholds for the push-up and pull-down switching. A feed-forward
capacitor (Cf ) is added for better sensing of high frequency variations on Vreg. A high
slew-rate comparator [34] shown in Fig. 3.3(c) is adopted; two stages of inverters are
appended to shape the output of the comparator and to enhance driving strength as
well. The switches are implemented with PMOS's for push-up circuit as shown in
Fig. 3.3(a) and with NMOS's for pull-down circuit as shown in Fig. 3.3(b).
3.2.1.1 Design of the Switched Decoupling Capacitor
The design of the switched decap is dependent on the relationship between the
LDO's response time (tresp) and the fastest transition time (or tr min) of load current
according to the design specications. There are two key types of the relationship
as demonstrated in Fig. 3.4: the scenario when tr >> tresp and the one when
tr << tresp. If tr  tresp, it is fair to say that this scenario is less stringent than the
tr << tresp scenario in terms of transient voltage drop of Vreg. During analysis on
each scenario, we will develop design requirements for the amount of the switched
capacitor, and the speed for the comparators in the switch controller.
In both scenarios, we rst specify the maximum tolerable voltage droop of the
LDO's output voltage as Vreg and denote the threshold voltage as Vsw th and the
reaction time of the sensor as tp which includes the portion of time spent on charge
sharing process. And again we assume the voltage will not change until the charge
sharing is nished, which is conservative.
Since the load current is ramping at the slope of Imax=tr, Vreg will drop on a
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parabolic track, and the rst Vreg dip is derived as
Vdip1 = Imax(t0 + tp)
2=(2trCd); (3.1)
where t0 is the time for Vreg to drop from the steady-state value (denoted as Vreg0)
down to Vsw th (i.e., Vreg0   Vsw th = Imaxt20=(2trCd)); Cd is the xed decap as shown
in Fig. 3.2(b).
As indicated by (3.1), if the specication for Vreg is tight, then Vdip1 is tightly
constrained. According to (3.1), a large xed decap, and/or quick reaction time
of the controller, and perhaps higher Vsw th are desired. The trade-os are: large
decap means larger silicon area needed; small tp indicates higher quiescent and dy-
namic power by the switching circuits; higher Vsw th can cause frequent switching
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Figure 3.4: Illustrations of IL and Vout with the switched decap technique. (a) When
tr >> tresp. (b) When tr << tresp.
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and potentially can increase dynamic power.
The rst voltage dip is common for all the two scenarios and what is next are
dierent and discussed separately as follows.
The tr >> tresp Scenario In this scenario, the load current (IL) versus the regulated
voltage (Vreg) is illustrated in Fig. 3.4(a). Since the LDO can track the change of IL
before the IL ramping is nished, the design goal for this scenario should be made
to having the Vreg drops after the rst dip no more than Vdip1, i.e., Vdip1 = Vreg;
otherwise, the speed advantage of the LDO is not well utilized. Thereby, we have
tp 
q
2CdVregtr=Imax   t0; (3.2)
where t0 =
p
2Cd(Vreg0   Vsw th)tr=Imax. (3.2) implies the speed requirement for the
whole sensing, controlling and charge sharing process. From the schematic shown in
Fig. 3.3(a), there are four stages of delay: the delay of comparator, the two inverters
and the delay of charge sharing between Csw and CX . As well established in digital
circuit design, the optimal total delay of a chain is reached when the delay of each
stage is equal. Thus we can obtain the time constant (sh) for the charge sharing as
tp/4 divided by 0.69.
According the assumption mentioned in the beginning of this section, after the
rst dip and before tresp, neither the switched capacitor nor the LDO provides charge
to the load. The charge demanded by the load can only be provided by the xed
decap, Cd, and can be expressed as
Qt = Imaxt
2
resp[1  (
t0 + tp
tresp
)2]=(2tr): (3.3)
On the other hand, the amount of charge provided by the xed decap during the time
63
window that is after charge sharing but before Vreg falling again down to Vreg0 Vreg,
is
Qd = Cd[Vreg + (CswVDO   CdVreg)=(Cd + Csw)]: (3.4)
Then Csw can be calculated by solving Qd  Qt on the condition that Qt 
Cd(Vreg + VDO):
Csw  CdCd(Vreg+VDO)
Qt
  1
: (3.5)
With Csw and the time constant sh obtained, the PMOS switch resistance can be
determined, so is the size. Then, the load capacitance of the sensor (the comparator
and inverters) which is the total gate capacitance of PMOS switches, is known, and
then the rest of the circuit design is a well-established procedure in digital design
that leverages logical eort to minimize the path delay.
The tr << tresp Scenario With reasonable amount of Cd, there can be multiple
dips after the rst dip in this scenario. The worst dip (shown as the i-th dip in Fig.
3.4(b)) in this scenario happens after IL has reached Imax for a while longer than
(t0 + tp) and the LDO still has not taken action. Then the charge demanded by the
load is completely provided by Cd and Csw. Therefore, we have
Vreg   (Vreg0   Vsw th) = Imaxtp=Cd; (3.6)
which determines tp.
It can be inferred that the peak voltage, V
0
pk, satises not only the charge sharing
equation
V
0
pk(Cd + Csw) = Cd(Vreg  Vreg) + CswVDD; (3.7)
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but also the equality:
V
0
pk = Vsw th + Imaxtc=Cd; (3.8)
where tc is dened as drawn in Fig. 3.4(b). Conservatively speaking, after each
switching, Csw should be charged up to VDD within tc. Since Csw is switched out of
the main circuit, this process is also referred to as the switch-out in the later content.
To make it simple, let the switch-in and switch-out time constants equal, i.e., tc
should be at least tp=4. As a result, through the above mentioned two equalities, the
low bound of Csw can be derived as
Csw =
5
4
Cd[Vreg   (Vreg0   Vsw th)]
VDO +
5
4
(Vreg0   Vsw th) Vreg=4 : (3.9)
Then the rest of the design is similar to that in the previous scenario. Lastly,
when applying this technique, choose the most stringent scenario since designers
cannot control tr of IL.
3.2.1.2 Design of the Switched Positioning Capacitor
For the analysis of the switched positioning capacitor, consider the scenario when
tr < tresp. The IL-Vreg plot is shown in Fig. 3.5. Again, the goal is to make the
maximum Vreg drop happen at the rst voltage dip, i.e.,
Vreg = Imax(t0 + tp)
2=(2trCd): (3.10)
In order to make sure the later voltage dip will not exceed this value, Vreg needs to
be charged up to a suciently high level. Dierent from the previous technique, the
output current (Iout) of the LDO, controlled by VX , is increased after each switching
of Csw d, because after Csw d pulls down VX and is switched back to ground, VX
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Figure 3.5: Illustrations of IL and Vout with the switched positioning capacitor tech-
nique.
approximately stays at the level by the assumption that the LDO does not react
within tresp. Therefore, the goal can be reached by making sure that after switching,
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Iout is momentarily large enough to have the supplemented charge (denoted by the
area of A2 in Fig. 3.5) is no less than the already drained charge (denoted by the
area of A1 in Fig. 3.5). Take the A2 = A1 scenario as an example. Then Vreg will be
charged up to the original level by Iout   IL till Iout = IL and then be discharged by
IL Iout till Vreg drops by Vreg. Afterwards, the switching happens again and all the
process repeats till t = tr. Then Iout at t1 should be no less than 2Imax(t0+ tp)=tr.
Since the relationship between Iout and VX is known with a xed LDO design, VX1
that generates Iout can be calculated. Then Csw d can be determined through
VX1 = VX0  Csw d=(CX + Csw d): (3.11)
The time constant of the switch-in path is designed in the same way discussed in
the previous subsection; the time constant of switch-out path is constrained by the
narrowest switch-out time window, 2t0.
The design of the push-up capacitor, Csw u, is similar and it is worth to mention
that the threshold for push-up should be distant enough from the threshold for pull-
down in order to avoid a current path from VDD through switches to ground.
3.2.2 Design of the LDO
The topology of the implemented on-chip LDO is shown in Fig. 3.6. Like a typical
LDO topology, this LDO is also comprised of the output voltage sensor (including
R1, R2 and C1), the error amplier, and the push-pull output stage (including Mp,
M1 and M2) that drives CX and hence typically consumes relatively large quiescent
current. To operate at a low supply voltage, all the PMOS's in the P-type current
mirror (i.e., Mbp1{Mbp8) are low-Vth transistors; the body of Mp1(Mp2) is tied to the
source of Mn1(Mn2) to boost the transconductance of the transistors; Mc1{Mc5 are
self-cascode composite transistors suitable for low-voltage applications.
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Figure 3.6: The schematic of the LDO.
When applying the switched positioning capacitors to this LDO, the outputs of
the push-up and pull-down circuits shown in Fig. 3.3(a)(b) are both connected to
VX , the gate of Mp. All the references are the same; the ratios, Ra=Rb and Rc=Rd,
satises the relationship:
Vsw d th = Vref (Ra +Rb)=Rb < Vreg0 < Vref (Ra +Rb)=Rb = Vsw u th (3.12)
. The two thresholds, Vsw d th and Vsw u th, should be suciently away from each
other as discussed.
3.3 Simulation Results
The proposed circuits are designed in a commercial 90nm CMOS technology.
The simulation setup includes the package model to take into account the LdI=dt
noise. Separate implementations of the switched decoupling capacitor and switched
positioning capacitor techniques are done to show the common feature of them on
improving transient noise suppression and to show the dierence of suitable applica-
tions of them as well.
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3.3.1 LDO with Switched Decoupling Capacitors
Since the switched decap technique utilizes the dropout voltage of the LDO,
we rst simulate the switched decap technique on the LDO which is designed with
150mV dropout voltage under 1.15V supply. The LDO itself consumes about 350A
quiescent current. The switched decap circuit adds about 160A, making the total
quiescent current of 510A. The xed decap is 500pF while the switched decap is
500pF.
The comparison on the transient load regulation (tr=100ps) between the LDO
with the switched decap circuit and the LDO redesigned with 510A quiescent cur-
rent and 1nF xed decap is demonstrated in Fig. 3.7. About 40% reductions of both
droop and overshoot of Vreg are observed.
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Figure 3.7: Comparison of transient load regulation.
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3.3.2 LDO with Switched Positioning Capacitors
In this implementation, the nominal supply voltage of the LDO is 1V and the
output voltage is 0.9V; the aspect ratio of the pass transistor is 2.4mm/80nm. Only
when VDD drops below about 970mV, Vreg exceeds 10% of 0.9V under load current
step with 5ns rise/fall time. The total quiescent current of the LDO (including
the auxiliary circuit) is 38A, giving the power eciency of 89.97% and 86.79%
respectively at 100mA and 1mA load conditions.
The detailed quiescent current consumption is listed as follows. The bias cur-
rents for the biasing circuit, error amplier, output stage, and the voltage sensor are
respectively 2A, 9A, 14A and 4A. For the switched positioning capacitor tech-
nique, the push-up and pull-down circuits consumes about 9A quiescent current,
i.e., about 24% of that consumed by the whole LDO.
The xed decap is about 200pF and the switched pull-down and push-up capac-
itors are 3pF and 2.5pF, respectively.
Fig. 3.8(a) and Fig. 3.9 are the simulation results on the transient load and line
regulation with rise time of 5ns, respectively.
For transient load regulation, the maximum output voltage variation Vreg is re-
duced from 486mV, given by the LDO without switched positioning capacitors, down
to 80mV; similarly in line regulation, the maximum Vreg is reduced from 92mV to
42mV. About 80% and 50% improvements on load- and line-induced transient noise,
respectively, are observed. In addition, Fig. 3.8(b) zooms the signals within a small
time window around a Vreg dip, which demonstrates the fast adjustment of VX during
the charge sharing process.
Fig. 3.10 shows the Monte Carlo simulation results to shown the robustness of
the design with the presence of process variations and device mismatches. 445 out
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of 500 samples have less than 10% voltage droop and 498 out of 500 have less than
10% overshoot. The mean value of Ibias is about 35.7A.
A temperature sweep from -40 to 85 C is conducted to show the performance
independence on T . As shown in Fig. 3.11, over the swept range, the Vreg droop
and overshoot are maintained 10% and the quiescent current monotonically increases
with T and reaches about 48A at 85C.
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Figure 3.11: Temperature dependence of the performances.
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Table 3.1: Performance Comparisons of the Proposed LDOs with Prior Art
[9] [13] [25] [37] This work
Year 2010 2011 2012 2012 2012
Technology 90-nm 65-nm 90-nm .35µm 90-nm
V in (V) 1.2 1.65 1.2 1.2 1
V out (V) 1 1.2 1 1 0.9
Dropout Voltage (mV) 200 200 200 200 70
Power Eciency @IL=0.1A 83.3% 72.7% 83.1% 83.3% 90%
Power Eciency @IL=1mA 82.7% 64.2% 52.1% 81.1% 86.7%
Iq @IL=1mA (µA) 8 132 601 28 38
Imax (mA) 100 200 100 100 100
Load regulation (mV/mA) 0.1 0.078 0.003 0.078 0.003
Transient
Load
Reg.
V out(mV) 114 16 95 78 80
IL(mA) 97 149 100 99 100
Cd (pF) 50 150 600 100 200
Transition time ratio, K 20 200 0.02 200 1
FOM1 (V) 2e-4 0.0028 1e-5 0.0044 3e-5
FOM2 (pico-Coulomb) 0.0094 0.42 0.0069 0.44 0.0061
* The switched positioning design.
3.3.3 Performance Comparisons
The performance comparisons of the propose LDO with some recently-published
on-chip LDOs are summarized in Table 3.1. Due to the fact that the major advantage
of the switched decap technique is on distributed regulation scenario which is seldom
seen from the existing LDO design literatures, the LDO design with the switched
decap technique would not receive a fair treatment in this comparison. Therefore,
only the LDO design with the switched positioning capacitors is considered in this
comparison.
Since the maximum voltage drop due to load variation is closely related to the
transition time (tr) of the load current, the comparison chooses the kind of gure of
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merits (FOM) that takes tr into account. FOM1 in [9] is given by
FOM1 = K
VoutIq
IL
; (3.13)
where K is load current transition time ratio that is dened by
K =
tr used in the work being compared
The smallest tr among all compared works
: (3.14)
The unit is Volt. However, this FOM does not reect the fact that the output
capacitor also has a signicant impact on the voltage drop. And hence, we adopt
another gure of merit that combines considerations in the above two as [25]
FOM2 = Co  FOM1: (3.15)
The unit of this FOM is Coulomb. All the two FOMs are encouraged to be small.
As observed from the table, in the comparisons on both FOM1 and FOM2, the
proposed switched positioning technique exhibits evident advantages while achieving
the highest power eciency.
3.4 Summary
An on-chip linear regulator with switched capacitor circuit is proposed. By
switching a capacitor that pre-stores desired amount of charges into the LDO main
circuit, the LDO manifests fast response to the transient load change. Compre-
hensive simulation results show that the regulator achieves as low dropout voltage
as near 50mV and hence has high power eciency of close to 90%. The transient
performance is signicantly improved by the auxiliary switched capacitor circuits.
The quiescent power overhead of the auxiliary circuit is small, making it suitable for
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low-voltage high-performance applications.
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4. DESIGN OF DISTRIBUTED ON-CHIP REGULATORS WITH ENSURED
STABILITY*
As previously discussed, the on-chip integration of voltage regulators and convert-
ers has emerged as a promising means to address many IC power delivery challenges.
Both static and dynamic supply voltage droops can be reduced and the package
resonance also can be suppressed. A step further towards the on-chip regulation is
placing multiple regulators, e.g. LDOs, close to heavy noise sources on the die in
a distributive manner (as illustrated in Fig. 4.1) [6, 21, 28]. The development from
the centralized on-chip LDO structure to the distributed on-chip regulation struc-
ture is driven by two factors. It is rst of all intuitive that in distributed structure
the longest distance from any load to the current suppliers (LDOs) will be largely
reduced, so is the associated static and dynamic voltage drop. As the scale of in-
tegration is reluctant to stop following Moor's Law, a foreseeable problem is the
spacial imbalance of power supply due to degraded IR drop incurred by increased
geometrical distance and increased current demand of the circuit. The distributed
LDO structure is promising in this sense. Secondly, a centralized LDO structure is
also facing already fairly important electromigration (EM) problem. This is because
the power strips supplying the central LDO are stressed to deliver the total current
demanded by the power domain. Distributed LDO structure will have the stress to
split to each LDO and will allow more freedom to optimize power routing.
*Most part of this chapter is reprinted with permission from \Localized stability checking and de-
sign of IC power delivery with distributed voltage regualtors" by S. Lai, B. Yan, & P. Li, 2013.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 32(9):1321{1334,
Copyright [2013] by IEEE.
Some of material in this chapter are reprinted with permission from \Stability assurance and design
optimization of large power delivery networks with multiple on-chip voltage regulators" by S. Lai,
B. Yan, & P. Li, 2012. Proceedings of 2012 International Conference on Computer-Aided Design,
247{254, Copyright [2012] by IEEE/ACM.
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Figure 4.1: Illustration of the power delivery network with distributed on-chip reg-
ulators.
4.1 The First Glance on Distributed Regulator Design
While integrating multiple on-chip voltage regulators to facilitate distributed ac-
tive regulation is appealing and represents a signicant ongoing design trend, the
design of such a distributed regulation system is not as easy and straightforward as
it seems to be. As a starting point, one can always come up with a standalone reg-
ulator designed in the traditional way as discussed in previous sections, and deploy
multiple such regulators in the distributed structure.
The rst killjoy is instability of the distributed structure. While stability is a
well solved problem in the traditional centralized regulation system, the autonomous
nature of active voltage regulators placed closed to each other could indeed render
the PDN unstable even though they are stable respectively on their own, which will
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be further demonstrated in Section 4.2.
An unstable PDN can manifest itself with sustained supply voltage oscillations,
which may cause severe degradation of circuit performance or even chip operation
failure. But the understanding of the stability of the network is very challenging due
to the complex interactions between multiple active regulators and the immense size
of the passive RLC sub-network.
Traditional small-signal stability analysis methods, as commonly employed in the
standard LDO design process, are incapable of addressing the above challenge; they
are either unable to capture the eects of inter-regulator loops, a key characteristic
of multi-LDO regulated PDNs, or computationally intractable for PDNs with a prac-
tical size. Phase/gain margins are commonly used by analog designers for checking
the small-signal stability of analog circuits including LDOs. However, these methods
are single-loop based, i.e., it is assumed that there exits only one dominant (outer)
loop in the design and the stability analysis only pertains to this loop. In practice,
phase or gain margins are computed mostly when the circuit is loaded with a simple
lumped capacitor. In this chapter, it will be shown that the use of phase margin
can lead to completely misleading prediction of the stability of PDNs regulated by
distributed LDOs.
On the other hand, in theory, the small-signal stability of a PDN may be thor-
oughly detected by nding existence of any right half-plane poles (RHP) of the closed
loop system. However, this has a computational cost that is cubic in the size of the
PDN and is impractical for practical designs. The computational complexity exac-
erbates in an iterative design process in which LDOs may be tuned multiple times
before it is nally pinned down.
It is pressing to develop a computationally tractable network stability-ensured
method to facilitate the design of distributed regulation system.
78
In this chapter, a modeling and partitioning strategy of the PDN to describe
the system-wide feedback loops in the PDN will be presented, making it possible
to reason about stability while tracking the interactions between the LDOs and the
passive RLC sub-network. Putting the proposed approach on a rm theoretical
footing, this work then adopts and extends the recently emerged hybrid stability
theory (HST) [22], developed originally for multi-variable robust control, to examine
the stability of PDNs with multiple LDOs. it is rigorously proven that under a set of
practical conditions a PDN is guaranteed to be stable. The use of HST allows us to
combine the notions of small gain (of system-level loops) and passivity (of individual
regulators) to impose more relaxed sucient conditions for guaranteeing the network
stability. Moving one step further, it is managed to leverage the proposed HST
framework to achieve the goal of localized stability checking. That is, with one time
AC simulation of the passive sub-network, the stability of the complete PDN can be
determined by locally characterizing the gain and the passivity of individual LDOs.
While the passivity of analog circuits and gains of system-level loops are unfamiliar
concepts to typical analog designers, this chapter will show how these properties may
be leveraged to render feasible stability checking of a given large PDN and empower
practical iterative LDO design in a typical analog design ow.
After an eective and ecient stability checking method at hand, the next step
will be to develop localized LDO design techniques that guarantee the stability of
the PDN while achieving good power delivery/regulation performance. This work
achieves that goal by rst dening a hybrid stability margin (HSM) concept that
numerically assesses the network stability and guides the trade-os between stabil-
ity and other design specications for the optimization of LDOs. One key aspect
the proposed design methodology is the investigation of circuit level design tech-
niques, e.g. proper choice of LDO topologies, and introduction of additional design
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Figure 4.2: (a) The generic LDO structure. (b) The two-port Y-parameter model of
the generic LDO.
freedoms, which may lead to the most ecient guarantee of the network stability
and the best tradeos with other design specications. Based upon these devel-
opments, transistor-level regulator design parameters are identied that are key to
the system-wide stability and develop an automated localized LDO design ow that
jointly optimizes several important design specications pertaining to stability, volt-
age regulation and power eciency.
4.2 Investigation of PDN Stability
While it is very attractive to apply the distributed on-chip voltage regulation
in a power delivery network (PDN), the stability of the whole system has to be
guaranteed in the rst place.
Stability is a general concern for any feedback control systems. For example,
Fig. 4.2(a) depicts a generic LDO circuit structure which includes a pass transistor
whose pass resistance is dynamically tuned by a negative feedback loop (referred to
as the `local loop' in the rest of this chapter) to counteract the change of the output
voltage (Vreg). As a result, Vreg can be maintained at a preset value regardless of
either uctuations of the global supply voltage, VDD, or variations of the load current,
iL . Due to the feedback control, however, the circuit can be potentially unstable
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and circuit designers need to perform stability checking to verify the LDO's stability.
Unfortunately, it is particularly challenging in the LDO circuit design phase to
guarantee the stability of the entire large-scale PDN in question, due primarily to
the large network size and the complicated interactions among the on-chip regulators
as well as the surrounding passive RLC sub-network. The classical stability-checking
approaches traditionally used for regulator design can be categorized into two groups:
the ones that check, via expensive pole analysis, the existence of right-half-plane
(RHP) poles of the closed-loop transfer function of a system, and the ones (e.g.,
phase margin, or Nyquist plot) that leverage characteristics of the open-loop transfer
function of a system.
The methods in the rst group are not applicable to this multi-LDO PDN design
for the following reasons. To search for right-half-plane (RHP) poles of the closed-
loop transfer function of the system, an eigenvalue problem needs to be solved with
a runtime cost of O(N3), where N is the number of nodes in the network. It is even
daunting that every time the LDO design is modied, the eigenvalue problem has
to be solved once again. Considering that the power delivery networks in practical
designs can easily have millions of circuit nodes, the prohibitive cost involved will
obviously disqualify this type of methods as a practical option. Another disadvantage
is that, even if the system's instability has nally been identied, designers are usually
left with no clue on how to x the problem.
The second group of approaches, while perfectly suitable for single-input and
single-output systems (SISO) and widely adopted by regulator designers, can hardly
be applied to the stability problem under discussion. For example, the classical phase
margin method, inspecting narrowly at characteristics of the `local loop' inside an
individual LDO as illustrated in Fig. 4.3(a), cannot nd in the PDN a major loop
to open for stability analysis, as illustrated in Fig. 4.3(b). In this scenario, not only
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Figure 4.3: Illustration of the problem when applying the open-loop methods to the
stability problem under discussion. (a) Traditional stability checking in the design
of a single LDO. (b) Problem illustration when applying open-loop method to the
PDN.
that the LDO under design is also a part of the load to itself, but there are also
multiple inter-LDO feedback loops as depicted in Fig. 4.4 which may be accused of
causing instability of the network but is invisible to the method. Therefore, it makes
the stability conclusion given by this type of methods not reliable any more.
To further illustrate this point, a realistic LDO design [25] is adopted as an
example. We rst designed the LDO in the traditional manner, achieving a phase
margin of about 110 under a typical load capacitor (decap) of about 100pF and
above 40 under a wide range of decap from 1pF to 1nF, which is interpreted as a
highly stable design by the conventional stability checking method. Interestingly, it
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Figure 4.4: Illustration of the inter-LDO loops in the PDN.
was found that when multiple copies of this LDO design are integrated into a PDN,
the entire network is possibly unstable. To gradually disclose how the stability of the
PDN in this example is destroyed, the network stability was examined every time
we added one more LDO into the PDN. To keep the loads to each LDO roughly
constant as more LDOs were added, the total amounts of decap and load current in
the PDN are increased proportionally with the number of LDOs. As the size of the
power grids in this illustrative example is intentionally made small (about 20 nodes
with the parasitic grid resistance being a few hundreds of m
), the thorough pole
analysis on the whole network can be applied to check the stability. The package
model given in [33] is adopted in this example. Fig. 4.5 demonstrates the problematic
pole movements extracted from the analysis results. It is observed that as the number
of LDOs in the PDN increases there are a pair of complex poles moving from the
left half of the s-plane toward the right half-plane (i.e., from stable region toward
instability), which is further conrmed by the corresponding transient simulation
results shown in Fig. 4.6 which demonstrates heavy oscillation of the local supply
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Figure 4.5: Pole analysis results that demonstrate a instability-arousing pole move-
ment (each cross represents a pole location).
voltage (Vreg) occurs when there are four LDOs in the PDN.
The above example clearly shows that achieving a high phase margin for each
stand-alone LDO does not provide any guarantee for the stability of the integrated
network. One of the major reasons for the phase margin method to fail is the
inappropriate handling of signal loops in the network. The phase-margin based LDO
stability analysis is only positioned to capture the interaction between one LDO and
the rest of the network. As already pointed out, this treatment is unable to take the
interactions among the LDOs into account. Not surprisingly, inspecting one LDO
at a time while assuming the rest of the circuit may be modeled as a simple passive
load, as implied in the application of the phase margin method, can lead to erroneous
conclusions about network stability. Therefore, building a sensible network model
that captures all stability-endangering signal loops is the rst critical step on tackling
the problem.
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4.3 PDN Partitioning and Modeling
Partitioning is a common practice in the divide-and-conquer paradigm for solving
large complex problems. Towards the goal of establishing a theoretically rigorous and
practically useful treatment of the stability challenge, an eective way of partitioning
and modeling of the PDN is rst presented, which facilitates the identication of a
complete set of system-wide signal-ow loops responsible for stability of the entire
network.
4.3.1 Concepts of Proposed Partition and Modeling
The PDN can be partitioned in a way to properly account for all key signal
paths at the network level, which contribute in a signicant way to stability. This
L f
Figure 4.6: Transient analysis results that demonstrate the stability problem.
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requires us to move away from SISO based approaches as typically adopted by analog
designers and take a multi-port based modeling approach.
Furthermore, partitioning shall be done in a way to facilitate the iterative design
process in which network stability may be checked multiple times as the LDOs are
tuned. Thus, it is highly desirable to detach the bulky passive RLC sub-network,
which requires a great eort to analyze, from this iterative design process. This leads
us to considering a partition that separates the passive RLC sub-network from all the
LDOs, resulting in two multi-port sub-systems: one that contains only the regulators
, and the other comprised merely of the passive RLC sub-network serving as the load
to the LDOs . This partitioning strategy has an appealing advantage. As will be
shown later in this chapter, it allows us to spend only a one-time cost to characterize
the passive sub-network using AC analysis, based on which stability constraints that
are local to each individual LDOs are extracted prior to the iterative LDO design
process. In the subsequent design process, these extracted local stability constraints
are used to drive the optimization of each LDO while guaranteeing the stability of
the complete network.
Note that in the proposed partitioning scheme, all the LDOs are grouped in a
single multi-port sub-system despite the fact that their physical locations are spread
out. In other words, the partitioning is done not based on physical vicinity, rather
to electrically separate the LDOs from the passive sub-network.
4.3.2 The Proposed Network Partition and Modeling
The proposed partition of the PDN with n on-chip LDOs is illustrated in Fig. 4.7,
where the dashed lines represent the partition boundaries, and the two subsystems
are respectively represented by blockG that only contains the LDOs, and the passive
sub-network Z which is enclosed in the U-shaped dashed box. Between G and Z
86
O
n
-P
a
c
k
a
g
e
D
e
c
o
u
p
li
n
g
O
n
-B
o
a
rd
D
e
c
o
u
p
li
n
g
L
D
O
s
L
D
O
s
L
D
O
s
C
a
p
a
c
it
iv
e
C
o
u
p
li
n
g
s
R
L
C
d
n
n
R
e
g
u
la
te
d
P
o
w
e
r 
G
ri
d
s
O
n
-C
h
ip
D
e
c
o
u
p
li
n
g
1
,G
1
,Z
2
,Z
In
te
rf
a
c
e
 1
In
te
rf
a
c
e
 2
2
,G
m m
v
p
V
o
b
s
v
1
,Z
1
,G
2
,G
2
,Z
F
ig
.
4.
7:
P
ar
ti
ti
on
of
th
e
P
D
N
m
o
d
el
.
87
there are two types of interfaces corresponding to the VDD ports and Vreg ports of the
LDOs. Therefore, for n on-chip LDOs in the PDN, each subsystem has 2n interfacing
ports. Besides the interfacing ports, block Z is also connected to both the PDN's
excitation inputs, which are the variations of the load currents iL, and the whole
system's outputs, which can be any nodal voltages of interest on the power grids
(V obsv).
As the LDOs are commonly linearized and, in order to utilize the signal-ow
graph, this work models the LDO block by a 2n-port Y -parameter model with each
LDO described by the 2 2 Y-parameter matrix shown in Fig. 4.2(b). The transfer
matrix of block G is then given by
2666666666666666666664
i1;1
i2;1
...
i1;i
i2;i
...
i1;n
i2;n
3777777777777777777775
| {z }
2n 1
=
266666666664
Y 22;1 : : : 0 : : : 0
...
. . .
...
. . .
...
0 : : : Y 22;i : : : 0
...
. . .
...
. . .
...
0 : : : 0 : : : Y 22;n
377777777775
| {z }
G2n2n
2666666666666666666664
v1;1
v2;1
...
v1;i
v2;i
...
v1;n
v2;n
3777777777777777777775
| {z }
2n 1
; (4.1)
where ij;k (j = 1; 2; k = 1; 2;    ; n) represents the j-th port current of the k-th LDO,
and similarly vj;k is its port voltage. It is worth to note that because of the way in
which block G is constructed, the LDOs are isolated to each other; accordingly, the
matrix G2n2n is block diagonal with the i th block being the 2  2 Y-parameter
matrix of the i th LDO, as can be observed from (4.1). The computational benet
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from this property will be discussed in Section 4.5.
The PDN then can be abstracted into a block diagram of a feedback control
system shown in Fig. 4.8(a), where block G interfaces with block Z through 2n
voltage signals and 2n current signals. Further, the excitation inputs and the outputs
can be removed for stability analysis because for LTI systems, stability is an intrinsic
property regardless of external system inputs or outputs. Thereby during stability
analysis, block Z can be reduced into block H which only retains the interfacing
ports with G. By modeling H with a 2n-port Z-parameter model whose inputs are
2n currents (iH) with the outputs being 2n voltages (vH), we simplify the system
model into the one as shown in Fig. 4.8(b), to which stability theory can be readily
applied.
By modeling the LDO block and the passive sub-network in the above way, the
system's signal-ow graph can be built as shown in Fig. 4.9, where every electrical
quantity (i.e., a current or voltage) or a \node" is only dependent on the upper-
stream node. Therefore, when it is partitioned as illustrated by the dash-dotted
line in Fig. 4.9, the output signals of the two partitions, namely iG and V H , are
G
H
G
iL Vobsv
2n2n
2n 2n
m p
VG-iG
VHiH
i V
Figure 4.8: PDN modeling with the system-wide feedback loop. (a) The complete
PDN model with system inputs and outputs. (b) The PDN model reduced to contain
only signals pertaining to the stability issue.
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2nx2n VG  !V1,GV2,G
2nx2n
= iH !i1,Zi2,Z
2nx1
VH
= iG !i1,Gi2,G
2nx1 2nx1
Partition Line
 !V1,ZV2,Z
2nx1
Figure 4.9: The signal-ow graph of the system. (i1;G; i2;G; V1;G; V2;G and
i1;Z ; i2;Z ; V1;Z ; V2;Z are the same as in Fig. 4.7.)
respectively determined only by the corresponding inputs (namely V G and iH) as
well as the partition transfer matrices G2n2n and H 2n2n. In this way, the stability
evaluation of the LDO block can be conned within the partition itself without any
overlook of loading eect between the two partitions, which is important to the
rigorousness of the proposed method.
From Fig. 4.9, the system-wide multi-variable feedback loop is identied starting
from the inputs (iH) of block H to its outputs (V H), which are directly fed to block
G, and the loop nally ends at the outputs (iG) of G. As the positive directions of
port currents are dened as owing into the corresponding blocks, iG and iH are of
the same magnitude but the opposite directions, i.e., the loop is a negative feedback.
4.4 The Theoretical Framework
Toward a rigorous theoretical guarantee rather than an empirical educated guess
about the PDN stability, in this section the development of the theoretical framework
that is not only suitable for eective and ecient stability checking, but oers more
exibility for achieving superior system performance, is laid out.
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An ideal stability checking method shall have the following desirable properties:
1) it should be able to handle multi-input and multi-output (MIMO) feedback sys-
tems such as the one in Fig. 8 (b); and 2) it needs to avoid or at least greatly reduce
the analysis cost associated with the large passive-network (block H ) in order to be
computationally ecient; 3) the stability conditions adopted in the method shall not
lead to poor regulation performance.
Based on the above discussion, the use of a combination of passivity and small
gain principles oers an appealing solution to the stability problem at hand. This
approach goes naturally with the network partitioning presented in the previous
subsection and facilitates a localized checking methodology. Prior to delving into this
theoretical framework, several key concepts and relevant mathematical backgrounds
[20, 22, 27] are rst introduced, followed by the theoretical framework specically
developed for the targeted PDNs.
4.4.1 Preliminaries
The stability concerned in this work is referred to as signal convergence in terms
of the norm in L2-space. L2-space is the space of square integrable functions dened
by L2 =

v : R+ 7! Rmj R1
0
vT(t) v( t) dt <1	 where v is an arbitrary vector
function of time and vT is its transpose. The L2-space is a Hilbert space, where the
inner product denes the norm
hw ; vi =
Z 1
0
wT(t) v(t) dt; kvk2 =
p
hv ; v ; i (4.2)
where v 2 L2;w 2 L2 and h; i is the inner product.
Denition 1. (System gain) Consider a general square system with an input w(t) 2
L2 and an output y(t)2 L2 mapped through an operator M : L2 ! L2, the induced
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L2 gain, or simply the system gain, is dened by
 = sup
8w2L2;w 6=0
kyk2=kwk2: (4.3)
A system possesses `nite gain' if there exists 0 <  <1 such that
hw ;wi   1hy ;yi; 8w 2 L2: (4.4)
For any LTI system, the induced L2-gain is equivalent to the H1-norm of the system
transfer matrix, M , which is dened by kM k1 = max
0!<1
kM (j!)k2, and
kM (j!)k2 = max
i
[i(M
H(j!)M (j!))]
1
2 ; (4.5)
where i(M ) denotes the i-th eigenvalue of M , and M
H denotes the complex con-
jugate transpose of M .
Denition 2. (Passive systems) A general square system with an input w(t) 2 L2
and an output y(t) 2 L2 mapped through the operatorM : L2 ! L2 is passive if there
exist constants   0 and   0 such that 8w;
hw ;yi  hw ;wi+ hy ;yi: (4.6)
Further, if  > 0, then the system is called input strictly passive; if  > 0, then the
system is output strictly passive; the system is very strictly passive if both  > 0 and
 > 0. Based on (4.3) and (4.4), it can be easily derived that a system that is already
`input strictly passive' with nite gain is `output strictly passive', and hence is `very
strictly passive'.
The passivity of LTI systems can also be examined in the frequency domain. Con-
sider thatM is an LTI system which has a minimal realization that is asymptotically
stable; then we have [20]:
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i) M is passive if and only if its transfer matrix satises M (j!) +M T( j!) 
0; 8! 2 R;
ii) M is input strictly passive if and only if its transfer matrix satises that
9 > 0;M (j!)+M T( j!)  I ;8! 2 R, i.e., all eigenvalues ofM (j!)+M T( j!)
are greater than or equal to .
Unfortunately, for many systems, a passive input-output map dened by (4.6)
does not always exists. When a system's passive input-output relationship does
not hold for a certain input case, we say that `passivity violation' happens. In
particular, for LTI systems, if there exists a frequency ! where the conditionM (j!)+
M T( j!)  0 is not met, then passivity violation happens.
On the other hand, we also dene the passiveness of the system with passivity
violations as `local passivity'. Before rigorously dening it, we rst dene a `passivity
lter' A:L2 ! L2, which is a causal convolution operator; also we dene A = AI ,
where I represents identity matrix.
Denition 3. (Local Passivity) A general square system with an input w(t) 2 L2
and an output y(t) 2 L2 mapped through the operatorM : L2 ! L2 is locally passive,
if there exists a passivity lter A and constants   0 and   0, such that
hAw ;Ayi  hAw ;Awi+ hAy ;Ayi: (4.7)
If 9 > 0, and  > 0 that satisfy (4.7), the system is referred to as locally very strictly
passive.
For LTI systems, denoting the frequency set where the system meets the passivity
condition by 
 , f! 2 RjM (j!)+M T( j!)  0g, we dene a frequency-dependent
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function (!):R! f0; 1g as [22]
(!) =
8><>: 1; ! 2 
0; otherwise (4.8)
Let A(s)A( s) be the spectral factorization of the Laplace transform of the inverse
Fourier transform of (!). Then we have
(!) = A(j!)A( j!): (4.9)
Further, the time domain equivalent of A(s) is a causal convolution operator A:L2 !
L2, referred to as the frequency selection operator in the rest of the chapter. Obvi-
ously, A can be a passivity lter for LTI cases. Again, A is also dened accordingly
and has its Fourier transformation A(j!) = A(j!)I . Note that if an LTI system is
passive, then it is locally passive with respect to any 
 including 
 = f!j! 2 Rg.
4.4.2 Two Classical Stability Theorems
Considering the Barkhausen oscillation conditions, it is intuitive that if the loop
gain of a feedback system is less than one, then any oscillation through the loop will
nally be attenuated and hence the system remains stable. The intuition leads us to
the small-gain theorem, a classical stability theorem for general feedback systems.
Given the feedback system in Fig. 4.8(b) and the system gain dened by (4.3),
the small-gain theorem states the following result [27]:
Theorem 1. (Small-gain theorem) The negative feedback interconnection of the sub-
systems G:L2 ! L2 and H:L2 ! L2 is L2-stable if the product of the gains of the
two sub-systems is strictly less than one.
That is, the whole system is L2-stable as long as GH < 1, where G and H are
94
respectively the gain of blocks G and H . As such, the theorem allows 
G
and 
H
to
be separately evaluated through (4.5). Therefore, if one sub-system is xed (as the
passive sub-network) while the design of the other one is in process (as the LDOs),
the gain evaluation on the xed sub-system can be done once for all and be used to
assist the iterative design of the other subsystem. Thus, the stability of the entire
system can be checked locally on the other subsystem.
The small gain theorem, however, utilizing merely gain information of the sub-
systems, tends to give a Pyrrhic victory for ensuring stability. This is because one of
the sub-systems (e.g., the passive sub-network in the case) once has a very high gain
at any operational frequencies of interest, the other one (e.g., the LDO block) would
be mandated by the theorem to have a rather low gain, resulting in poor closed-loop
system performance.
In addition to exploiting the characteristics of system gains of the sub-systems,
another property that LDO designers may easily resort to is the phase information
of the open-loop transfer function of an SISO system. For MIMO systems, passivity
can be deemed, in some sense, as a quantity that correlates with the phase infor-
mation of the system transfer matrix. Thus, as eorts are made trying to relax the
harsh constraint on the gains (performance) imposed by the small-gain theorem, the
passivity property is considered as another avenue to ensure stability.
The passivity theorem states the following useful result for the system in Fig. 4.8(b) [27]:
Theorem 2. (Passivity theorem) The negative feedback interconnection of the sub-
systems G:L2 ! L2 and H:L2 ! L2 is L2-stable if one system is passive while the
other is very strictly passive.
The theorem implies that the whole system is L2-stable if both G  0; G  0
and H > 0; H > 0, where G and G respectively represent the  and  of block G
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as dened in (4.6), so do H and H of block H . Similar to the small-gain theorem,
the passivity of each sub-system can also be checked separately.
While a system with only passive elements are necessarily passive, a system con-
taining active elements cannot usually be passive. Therefore, the passivity theorem
alone cannot be the silver bullet either. In fact, it is more often the case that analog
circuits (such as regulators) behave like a passive system over a certain frequency
range, suggesting potential good use of local passivity for ensuring stability.
4.4.3 Hybrid Stability Theorem
Recently, stability theorems that simultaneously exploits small gain and passivity
properties of a general system, have emerged [22,23]. In particular, a hybrid stability
theorem has been proposed to make use of the local passive behaviors. If a general
system has passivity violations, the `nite gain' property is instead exploited for
stability by the theorem [22].
Theorem 3. (Hybrid stability theorem) The negative feedback interconnection of the
sub-systems G:L2 ! L2 and H:L2 ! L2 is L2-stable if the following three conditions
are met: 1) 9G  0, G  0 and 9H  0, H  0, such thatG andH are both locally
passive with respect to a common passivity lter A; 2) G+ H > 0 and H+ G > 0;
3) when passivity violation happens, GH < 1 holds.
While providing a sucient condition for stability, Theorem 3 nevertheless of-
fers much greater design freedom in achieving superior closed-loop performance by
combining the two previous basic stability theorems.
4.4.4 Hybrid Stability Framework for PDNs
Based upon the above general stability theory, this work develops a specic hybrid
stability framework for PDNs. The proposed framework is based on the following
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Figure 4.10: The illustration of the serial resistance at each port of the H block.
two key observations of any realistic PDN of concern. LDOs are connected to the
passive subnetwork (e.g., the global VDD grids and the regulated power grids in
Fig. 4.7) through resistive metal wires and vias, which contribute to non-zero input
serial resistance of the corresponding ports of the passive subnetwork as illustrated
by the resistors r1 : : : r2n in Fig. 4.10. Note that the impedance model of the passive
subnetwork is denoted as block H in the gure. Furthermore, the system gain of the
passive sub-network in a realistic PDN, i.e., kH (j!)k1, cannot reach innity, i.e., it
is always upper bounded.
By virtue of the above observations, the following important property of the
passive sub-network in such a PDN can be derived.
Property 1. The passive sub-network of Fig. 4.10 is very strictly passive.
Proof. According to Denition 2, it is to be proven that for the realistic passive
sub-network H :iH (t) 2 L2 ! vH (t) 2 L2, 9H > 0 and H > 0, such that
hiH (t); vH (t)i  H hiH (t); iH (t)i+ H hvH (t); vH (t)i.
To begin with, we know that 2hiH (t); vH (t)i = fhiH (t); vH (t)i+ hvH (t); iH (t)ig,
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which, by Parseval's theorem, is equivalent to the expression
1
2
Z 1
 1
iH(j!)[H (j!) +H T( j!)]i(j!)d!: (4.10)
As well known that an LTI RLC network is passive [26], the matrix H (j!) +
H T( j!) is therefore positive semi-denite. If we denote the passive network ex-
cluding those input resistors ri (i = 1; 2; : : : ; 2n) by fH , then fH is also passive. From
Fig. 4.10, it can be easily inspected that
vH =
266666664
v1
v2
...
v2n
377777775
=
266666664
v
0
1
v
0
2
...
v
0
2n
377777775
+R
266666664
i1
i2
...
i2n
377777775
= (fH +R)iH ; (4.11)
where R= diagfr1; r2; : : : ; r2ng, where ri 2 R+ (i = 1; 2; : : : ; 2n). Then we have
H (j!) + H T( j!) = fH (j!) + fH T( j!) + 2R. Therefore, for 8X 2 R2n and
X 6= 0, we have
XH

H (j!) +H T( j!)X
= XH
hfH (j!) +fH T( j!) + 2RiX
= X
H
hfH (j!) +fH T( j!)iX| {z }
 0
+ XH(2R)X| {z }
> 0
 min
k=1;2; ;2n
f2rkgXHX
> 0:
(4.12)
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Since H (j!) + H T( j!) is continuous with respect to ! and, according to
(4.12), is positive denite, exists lmin = inf
!2R
(H (j!) +H T( j!)) > 0, where
() means the minimum eigenvalue. Also since kH (j!)k1 is upper bounded,
smax = sup
!2R
kH (j!)k2 exists. Hence by selecting  > 0 and  > 0 that meet the
inequality
lmin  + s2max > 0; (4.13)
we have
1
2
R1
 1 i
H(j!)[H (j!) +H T( j!)]i (j!)d!
 lmin
2
R1
 1 i
H(j!)i(j!)d!
 1
2
(+ s2max)
R1
 1 i
H(j!)i(j!)d!
 1
2

R1
 1 i
H(j!)i(j!)d! + 1
2

R1
 1 i
H(j!)H T( j!)H (j!)i(j!)d!
 1
2

R1
 1 i
H(j!)i(j!)d! + 1
2

R1
 1 v
H(j!)v(j!)d!:
(4.14)
That is, 9H = =2 > 0 and H = =2 > 0, such that hiH (t); vH (t)i 
H hiH (t); iH (t)i+ H hvH (t); vH (t)i.
Base on Theorem 3 and Property 1, the following corollary is developed that
serves directly as the theoretical foundation for the proposed localized stability check-
ing method as well as the automated stability-aware system optimization presented
in later sections.
Corollary 1. The feedback interconnection of a sub-system G:L2 ! L2 and a very
strictly passive sub-system H is L2-stable if at 8! 2 R, either one of the following
two conditions is met: 1) 
G
(j!)
H
(j!) < 1; 2) G(j!) +GT( j!)  0.
Proof. Apparently, when applying Corollary 1 to this design scenario, the passive
sub-network would be the sub-system H according to Property 1, and the LDO
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block would be sub-system G. If the rst condition (i.e., 
G

H
< 1) is met, then
there is no need for block G to be locally passive as prescribed by Theorem 3. To
prove this corollary one only needs to show that if the transfer matrix G(s) satises
the second condition (i.e., G(j!) + GT( j!)  0) over some frequency range 
,
then there exist G  0 and G  0, such that block G is locally passive with respect
to 
. On the other hand, according to Property 1, block H is locally very strictly
passive with respect to 
. Therefore, there exist H > 0 and H > 0 satisfying
G + H > 0 and H + G > 0.
Given the transfer matrix G(s), dene a frequency set 
 , f! 2 RjG(j!) +
GT( j!)  0g and the corresponding (!) as well as the corresponding frequency
selection operator A. We dene the convolution operator G:vG(t) 2 L2 ! iG(t) 2
L2 that corresponds to G(s). Then according to the positive semi-deniteness of
G(!) +GT( !), for 8vG(t) 2 L2, we have
1
2
Z


vHG(j!)

G(!) +GT( !) vG(j!)d!  0: (4.15)
By introducing (j!) into the integral to convert the integration range to be from
 1 to +1, (4.15) is turned into
1
2
[
Z 1
 1
vHG(j!)G
H(!)((!)I )vG(j!)d! +Z 1
 1
vHG(j!)((!)I )G(!)vG(j!)d!]  0: (4.16)
By substituting (4.9) for (j!) in (4.16) and by Parseval's theorem, we get
hAvG(t);AGvG(t)i+ hAGvG(t);AvG(t)i = 2hAvG(t);AGvG(t)i  0; (4.17)
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i.e., 9G  0 and G  0, such that hAvG(t);AiG(t)i  GhAvG(t);AvG(t)i +
GhAiG(t);AiG(t)i  0.
With the theoretical foundation built, in the next section, the way to perform
stability checking for the PDN based on Corollary 1 is demonstrated.
4.5 New Hybrid Stability Margin Concept And Ecient Stability Checking of the
PDN
Based on the hybrid stability theorem and the corollary, a rigorous and ecient
stability checking method is rst come up with, followed by a proposal of a new
hybrid stability margin that assesses the system's stability. Such that the stability
checking method can be incorporated into an automated optimization ow. The
computational cost of the method is also analyzed.
4.5.1 Stability Checking of the PDN
The stability of the entire PDN is examined according to a frequency-sampling
approach. Given a set of P points !k; k = 1; 2; : : : ; P sampled in the frequency range
of interest, the passivity and gain conditions are evaluated at each frequency !k. If
for all frequencies at least one condition is satised, then the stability of the system
is guaranteed.
4.5.1.1 Passivity Evaluation
Given a total number of n LDOs in the network, the passivity of the LDOs block
at !k, is evaluated by nding the the smallest eigenvalues of the 2n  2n matrix
G(j!k)+G
H(j!k).
More eciently, the evaluation can be performed on one LDO at a time, thanks
to the fact that the transfer matrix G is block diagonal, a feature of the LDO model
mentioned in Section 4.3.2. The 22 admittance matrix of the j-th LDO is denoted
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as Y j(j = 1; 2; : : : ; n). Therefore, the passivity of G is evaluated by nding the
value min(j!k) given by:
min(j!k) = min
i=1;2;j=1;2;:::;n
fi(Y j(j!k) +Y Hj (j!k))g: (4.18)
If min(j!k)  0, the LDO exhibits passivity at !k, otherwise, passivity violation
occurs.
Note that, there is no need to perform such passivity check for the large-scale
passive load sub-network.
4.5.1.2 System Gain Evaluation
To decouple the design of LDO from the passive network, the evaluations of the
L2 gain of the two subsystems are separately performed and inequality kGkkH k <
1 is targeted. At !k, kG(j!k)k2 and kH (j!k)k2 are rst calculated using (4.5).
Again, as G is block diagonal, kG(j!k)k2 can be obtained by
kG(j!k)k2 = max
j=1;2;:::;n
kY j(j!k)k2; (4.19)
where kY j(j!k)k2 is the j-th block corresponding to the j-th LDO.
If kG(j!k)k2kH (j!k)k2 < 1, the system passes the stability checking at !k.
4.5.1.3 The Cost of Evaluation
Due to the small size of the LDO circuit, the cost of the passivity and gain
evaluation for each LDO is very low. The overall cost of evaluation is dominated
by the evaluation of the gain of the large passive load network kH (j!k)k2, which
involves an AC analysis to determine the transfer matrix H (j!) at !k.
Given that the total number and locations of the LDOs are predetermined and
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the passive load sub-network is xed, the evaluation only needs to be done once.
Whenever the design of LDO is tuned, it is only needed to recompute (4.18) and
(4.19) for the stability checking, which is very ecient because of the small size of
the LDO.
If there are P sampling points, n LDOs, and N nodes in the passive sub-network,
the cost of AC analysis for the passive sub-network is O(PN), given n N;P  N
and typically  is somewhat greater than 1.0 depending on the sparsity of the circuit
matrices. Note that the AC characterization of on-chip power grids including the
package is routinely done in existing design ows even for PDNs without on-chip
voltage regulation. In this sense, the proposed stability checking for regulated PDNs
does not incur any signicant additional analysis cost.
4.5.1.4 Other Considerations
The above checkings are made based on a linear modeling of the LDO circuit.
In practice, nonlinearity of LDO circuits is traditionally handled by performing lin-
earization at multiple operation points. For example, in the traditional phase margin
method, analog designers need to plot the Bode plot and measure the phase mar-
gin at multiple dierent operation points of the circuit within its operation range.
Similar to that, the proposed method can be applied while linearizing the LDO at
dierent operation points and performing the checkings discussed previously at each
operation point.
4.5.2 Hybrid Stability Margin (HSM)
An HSM that integrates the evaluations of passivity and gain into a single quan-
titative measure is further dened. HSM can be incorporated as a localized stability
constraint into an automated stability-ensuring LDO design ow that will be de-
scribed in the next section.
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Figure 4.11: Hybrid stability margin at a frequency point.
First the HSM dened on an individual frequency basis is proposed. In Fig.4.11,
the horizontal axis represents kG(j!k)k2kH (j!k)k2 and the vertical axis represents
min(j!k). Based on the evaluation of gain and passivity, an LDO design can be
represented by a point in the plane. According to hybrid stability theorem, the
stability-guaranteed region is the band area 0 <kGk2kH k2< 1 in union with the
quadrant where min > 0. The border of the region is depicted with the bold solid
lines.
The hybrid stability metric is dened as a signed distance to the border of the
stability-guaranteed region. In Fig. 4.11, there are ve design cases evaluated at
frequency !k, and each case is represented by a circle. The HSM(!k) for each case is
the signed length of the corresponding arrowed line. The sign is positive if the circle
is in the stability-guaranteed region, and is negative otherwise.
4.6 Practical PDN Network Design
The proposed stability checking approach provides a basis for evaluating the sta-
bility of a given PDN by means of a localized LDO HSM design constraint. This
makes it possible to eciently leverage this constraint to drive the LDO design opti-
mization in an enhanced design ow. On the other hand, from a design perspective,
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the introduction of HSM into the design process of LDOs does introduce new design
issues. In many aspects, the techniques one may take to meet the proposed hybrid
stability margin are with a avor similar to ones that are commonly employed by the
designers to meet conventional phase/gain margin targets. This similarity may help
the adoption of the proposed design approach by typical designers. Nevertheless, an
in-depth design analysis reveals unique design considerations pertaining to trade-os
between the new HSM and other LDO performances, choice of key transistor-level
design parameters and LDO design topologies. In this section, a localized automated
LDO design ow is demonstrated and key circuit-level design issues are discussed.
4.6.1 Design Flow
As elaborated in the previous section, all the information required by the pro-
posed stability-checking approach can be obtained from AC simulations which circuit
designers are well familiar with. Thus, the approach can be easily integrated into the
conventional LDO design ow which the LDO designers are already accustomed to.
As such, the stability-ensuring LDO design ow can be built upon the conventional
ow with inclusion of one additional stability constraint.
The integration of the stability-checking approach is illustrated in Fig. 4.12.
First of all, an initial LDO design with sucient circuit performances is obtained
using the conventional design methodology. The network stability evaluation over
the specied frequency samples is then performed at each iteration until the stability
is guaranteed and the performance requirements are satised. Note that, only the
low-cost LDO circuit evaluations (as in the grey box in Fig. 4.12) are repeated
in each design iteration, on the premises that the LDO sizing during optimization
is well contained without aecting the passive sub-network structure, which may be
achieved by measures like prescribing a xed chip area large enough to accommodate
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K
K
Figure 4.12: Stability-ensuring design ow.
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sizing of the LDO within the optimization boundaries.
4.6.2 LDO Design Insights and Performance Tradeos
From a design point of view, the key issues in ensuring system stability are to
properly control the gain, bandwidths, etc. These are in some sense no more than
what are manually done in the standard LDO design process, including, but not
limited to, reducing the 3-dB bandwidth (pole-splitting), increasing the quiescent
current, and adjusting the gain of the \local loop". Clearly, just like in the case of
conventional phase or gain margin, there are trade-os between stability and other
performances. However, there exist several new design issues and opportunities for
the case of hybrid stability, which are discussed below.
One powerful aspect of the proposed stability ensuring framework is that it lever-
ages the notions of passivity and small gain in a complimentary way. This provides
very useful degrees of design freedom for guaranteeing stability and trading o with
other performances. In the following context, three types of design freedom are
discussed, starting from the one that immediately exploits the frequency-dependent
nature of the hybrid stability framework, and then the one that creates freedom
through circuit or topology modications, and the last one that explores freedom in
the passive power grid design.
4.6.2.1 Exploiting Frequency Dependency
As described earlier, hybrid stability can by ensured by satisfying either the
passivity or gain condition at each frequency. Optimal design of LDOs can be
approached by choosing judiciously one of the two conditions to satisfy for each
frequency in a way to minimize area and power overhead and inuences on other
performances. It is instructive to examine how such optimal designs may vary across
dierent frequency ranges.
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At DC and low frequencies, through investigations on the 22 Y -matrix of an
LDO it is found that it is advantageous for the LDO designed to satisfy the gain
condition (
G
(j!)
H
(j!) < 1). Specically speaking, in this frequency band, the
elements in the rst column of the Y -matrix is smaller in magnitude than the cor-
responding elements in the second column roughly by a factor of ALL, where ALL
represents the loop gain of the local loop of each individual LDO, a critical per-
formance metric in LDO design. For good closed-loop regulation performances, a
large ALL is normally desired. On the other hand, by examining the property of
the Y-matrix, it can be observed that the LDO can simply become not passive un-
der large ALL. Therefore, it is extremely hard, if not impossible, for an LDO to
achieve good regulation performances while exhibiting passive characteristics in this
frequency range. The conict between passivity and regulation performance is some-
what intuitively straightforward since this is what active regulation is supposed to
be as to dierentiate from passive regulation. And in order to pass the HSM check
while keeping good regulation performance, satisfying the gain condition shall be
targeted.
On the other hand, it is critical to note that satisfying the gain condition does not
necessarily imply lowering ALL. A critical constraint-relaxing technique (hereafter
referred to as the impedance splitting technique) is developed that allows to lower
the gain of the system-wide loop without introducing much degradation of regulation
performance (corresponding to a high ALL). For continuity, the design implications
resulted from the technique are discussed below while Section 4.6.2.4 will introduce
a detailed discussion of the impedance splitting technique.
First take a look at a typical LDO structure illustrated in Fig. 4.13(a) as well as
some important AC currents labeled as ip, is, and iEA. The small-signal currents ip
and iEA are respectively the dynamic currents owing in or out of the pass transistor
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Figure 4.13: Demonstrations of exemplary stability-enhancing schemes for LDO out-
put stage design. (a) Scheme I: simple circuit modication on the output stage. (b)
Scheme II: topology change for the output stage.
and the error amplier, while is is the dynamic ground current in the output stage.
The impedance splitting technique then reveals that a generally eective way of
satisfying the gain condition is to make jisj larger than jiEAj.
At mid- and high-frequencies, it is well known that the impedance peaking due
to package parasitic inductance usually occurs, which is around the typical on-chip
LDO's unity-gain bandwidth (GBW). Since the gain of Z -parameter matrix of block
H is in a sense of impedance, the package resonance peakings are reected in H
as similar peaks of value. While this research discovers that LDOs usually exhibit
local passivity in a frequency band beyond its GBW, it is usually of less performance
cost to force the LDO to meet passivity condition than the gain condition at those
peaking frequencies. Tuning the LDO's GBW below the peaking frequencies can
be one of the eective measures to meet passivity condition and it can be done by
varying the value of LDO's internal capacitors (e.g., some compensation capacitors
or some zero-generation capacitors) and/or reducing the LDO's bias current. It is
worth to mention that analogous to the tradeo made in the traditional phase margin
method, there is apparently a tradeo between bandwidth and stability. To achieve
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good HSM, the LDO's GBW may need to be lowered as aforementioned.
In addition, it is also observed that the active devices in LDO can no longer
react to fast signal changes beyond a certain high frequency, !h, and only their
intrinsic and parasitic capacitors remain in play. For example, ip in Fig. 4.13(a)
is mostly conveyed through the path consisting of the gate-to-source capacitor and
gate-to-drain capacitor of Mp; is is through the grounded capacitors associated to
the output port, including the drain diusion capacitance of Mp. Because of the
fact that the size of Mp is hundreds to thousands of times larger than transistors in
EA, so are the capacitors associated, thus, jisj can easily exceed jiEAj, and the gain
condition can be met in this frequency band with little design eort.
Summarily, the passivity condition is chosen in the package impedance peaking
frequency range to relieve the eorts on handling the rugged impedance peaks, while
the gain condition is selected at either DC and low-frequencies or the ultra-high
frequencies.
4.6.2.2 Exploiting LDO Topology Modications
Another important source of design freedom comes from LDO topology modi-
cations. In particular, if the output stage is designed in such way that jisj is greater
than jiEAj, the gain condition can be more easily met. Section 4.6.2.4 gives more
detailed analysis on this claim.
According to this insight, a topological modication on the output stage is iden-
tied, i.e., by adding a pull-down pass transistor to the output stage (shown as the
dashed NMOS M
0
p in Fig. 4.13(a)) which is seldom seen in existing LDO topologies
and is, to the best knowledge of the author, the rst time acknowledged for its ef-
fectiveness in enhancing stability. Alternatively, in the same spirit, designers can
choose another type of output stage topology, e.g., a source follower, as shown in
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Fig. 4.13(b) to fulll the same purpose. Since the selection of LDO topology should
be made at the very beginning of the design process, this insight may help designers
to make the right choice earlier, reducing possibility of design re-spinning.
4.6.2.3 Exploiting Possible Structures of the Global VDD Grid
Recalling that the proposed theoretic framework constrains the designs of two
sub-systems for the stability of the whole network. While the design freedom of the
LDO sub-system has been explored in the previous sections, this section explores the
design freedom of the passive power grids, the other sub-system in the framework.
Apparently, among the two HST conditions designers can only work around the
gain condition on block H , which implies that the general design goal of block H is
to lower the gain of block H . While it is easy to come to the idea of widening all the
power routing (i.e., power grid wires) which may be done to the maximum extent
given practical physical design constraints, another avenue of altering the structure
of the global VDD grid is explored in this section.
Intuitively, considering that the stability problem is caused by inter-LDO inter-
actions, one would argue that if the LDOs are placed far enough away from each
other, the interactions can be made weak enough to be neglected. It can be mathe-
matically proven that placing LDOs far apart can eectively lower the gain of block
H because the non-diagonal elements in the transfer matrix H are decreased in so
doing. However, this method contradicts with the fundamental idea of load sharing
by distributing multiple LDOs in one power domain.
To keep load sharing while minimizing interactions among the LDOs, this work
proposes to use an exclusive VDD grid for each LDO while the outputs of LDOs
are still tied together by a shared Vreg grid, which is depicted in Fig. 4.14(b).
Compared with the VDD grid structure in Fig. 4.14(a), the proposed structure
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Figure 4.14: The illustrations of two VDD grid structures for distributed regulators.
(a) The common global VDD grid structure. (b) The proposed global VDD grid
structure.
eectively elongates the distance between the input ports of LDOs which weakens
the interactions among them. On the other hand, the output ports of LDOs are
placed closed enough to oer the benet from distributed regulation.
In practice, if the number of LDOs is large, the proposed global VDD grid struc-
ture would cause diculty in power and/or I/O plannings for physical designers as
the number of VDD power islands increases. A compromise can be reached by re-
taining the top metal layer for the global VDD grid while separating the VDD grids
on the lower metal layers as illustrated in Fig. 4.15.
The eectiveness on relaxing stability constraint by the proposed global VDD
grid structure is veried in Section 4.7.3.
4.6.2.4 The Impedance Splitting Technique for Relaxing Stability Constraint
In Section 4.6.2.1 and 4.6.2.2, the inequality jisj > jiEAj is pointed out as a
helpful design guide for meeting the gain condition prescribed by Corollary 1 without
compromising regulation performance signicantly. The detailed development of this
insight is discussed as follows.
To begin with, reconsider the LDO's 22 Y-matrix in Fig. 4.2(b). To lower the
gain of block G, the element values of the Y-matrix are inevitably to be decreased,
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Figure 4.15: The illustration of a practical way to weaken the inter-LDO interactions.
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Figure 4.16: The illustration of splitting self-admittances in LDO's Y-parameter
model.
especially the dominant elements. As mentioned in Section 4.6.2.1, y12 and y22 are
the dominant ones at low frequencies. Given the fact that a large y22 is key to
achieve good load regulation, the on-chip voltage regulation can be compromised if
y22 is signicantly reduced.
In order to solve this dilemma and further relax the stability versus perfor-
mance trade-o, this work proposes to re-partition the system by splitting the self-
admittances (y11 and y22) into two parts with one part remaining in the LDO block
and the other part pushed into the passive network, as illustrated in Fig. 4.16.
Note that the splitting is only performed to meet the gain condition as part of the
stability checking process. In order to have a uniform mathematical description of the
two sub-system before and after the re-partitioning, a frequency-dependent splitting
coecient,  (= 1   ~), dened in the same way as (!) discussed in Section 4.4.1
is introduced:
(!) =
8><>: 1; ! 2 
,0; otherwise,
114
where 
 is the set of frequencies at which the LDO block satises the passivity
condition. This splitting is automatically controlled by (!) as the stability checking
is being performed along the frequency axis. At frequency bands where the gain
condition is preferred to satisfy, the self-admittances of LDO block is deemed as
elements in block H (i.e.,  = 0); otherwise, they are assigned back to LDO block
(i.e.,  = 1). Obviously, the splitting coecient is the same as the frequency selection
function (!). Thus, the splitting is perfectly synchronized with the switching of
the two hybrid stability conditions to meet. Specically, when to meet the passivity
condition, the splitting is not performed and block H is still locally very strictly
passive and the local passivity of block G is to be examined; when to meet the gain
condition, additional elements are hooked up to the passive sub-network. For the
latter case, because block H is changed, recalculation of its gain is needed, which
can be easily done given that H (j!) is only a small 2n-port model.
The benet from re-partitioning is that, when targeting at gain condition, blockG
loses self-admittance elements in the matrix which results in lowered 
G
while on
the other hand, the self-impedances of block H are lowered too (due to additional
impedance in parallel), resulting in lowered 
H
. In this way meeting the gain condi-
tion is in fact helped by increasing jy22j. For example, at DC and low frequencies,
after moving self-admittances out of block G, 
G
(!) is approximately jy12(!)j, while

H
(!) is roughly as large as 1=jy22(!)j. Therefore, G(!)H(!)  jy12(!)=y22(!)j;
which shows that an increase of jy22j actually reduces the gain of the system-wide
loop.
Since increasing jy22j with respect to jy12j is helpful to meet the gain condition,
its design implications is further examined. By denition of admittance matrix,
y12 =
i1
V2
j
V1=0
; y22 =
i2
V2
j
V1=0
: From Fig. 4.13(a), it is shown that ji1j = jip + iEAj and
ji2j = jip + isj. Therefore, one way to increase jy22j with respect to jy12j is to make
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jisj greater than jiEAj, which can be accomplished by designers through one of many
means as discussed in Section 4.6.2.2.
In essence, the fundamental reason for this splitting to work is the conservative-
ness brought by meeting 
G

H
< 1 which is only a sucient condition for stability.
Dierent partition of the system can lead to dierent degrees of such conservative-
ness and hence potential benets can be obtained by seeking a proper partition of
the system. Since the re-partitioning does not add or remove any elements into or
from the system, the entire system is physically unchanged; the only thing it changes
is the way that the whole system is analyzed.
4.6.3 Illustrative Design Optimization
To illustrate the application of the proposed techniques, this work develops an
optimization-based automated design ow using an optimizer to run the iterations
shown in Fig. 4.12. The objective function for this optimization contains two classes
of terms: one for penalizing performance degradations and the other for penalizing
instability. In general, any performance metric can be considered in the optimization.
For an illustration purpose, the LDO's performance metrics considered in this ob-
jective function include, but not limited to, the load regulation accuracy of the LDO
(ACC) dened by 1  jVreg Vpresetj
Vpreset
which is an important DC characteristic that mea-
sures how close the actual output voltage Vreg is to the target voltage Vpreset; the gain-
bandwidth product, GBW; the quiescent current, Iq, which emphasizes the quiescent
current eciency; the average output admittance, yavg, which can largely reect how
good the dynamic regulation is. And yavg is dened by
1
!n !0
R !n
!0
jy22(j!)jd!, where
!0 and !n are respectively the lowest and highest frequencies of interest. These terms
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Figure 4.17: The LDO topology used in the practical implementations [25].
are properly normalized and included in the objective function to be minimized:
f = (
ACCn
ACC
)k + (
GBWn
GBW
)t + (
Iq
Iq n
)p +  lg(
yavg n
yavg
) + 10 HSM ; (4.20)
where , , , ; and  are the weights for respective performance penalty terms,
which reect optimization biases according to a specic practical set of design require-
ments; the exponential or logarithmic functions are used to prevent the optimizer
from straying far away from the optimal point, and to deal with large dierences in
the orders of magnitude of those quantities. Specically, the rst four terms in (4.20)
indicate that the greater ACC, GBW , 1=Iq and yavg are with respect to the ones
achieved by the initial design (i.e., ACCn, GBWn, Iq n and yavg n), the smaller f is,
and the closer the design will be to the optimum. Note that if in the situation where
there are hard constraints on these performances, one can also change the penalty
functions into the ones dealing with the dierences between the actual values and
the hard constraints. Since negative HSMs do not guarantee stability, an exponential
function is chosen to heavily penalize any negative HSM so that stability will be
enforced.
For the LDO proposed in Chapter 2 (redrawn in Fig. 4.17), due to their impor-
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tance to hybrid stability and other performance specications, several transistor-level
design parameters are chosen: the widths of Mp, Mc and Mdb, and the amounts of
pole/zero-tuning capacitors Cc1, Cc2, Cc3, and C1. The width of the pass transistor
(Mp) inuences ACC, ! 3dB, GBW and yavg in a major way, whereas the widths
of Mc and Mdb are inuential on the bias current, Iq, and the is in Fig. 4.13. The
results of the proposed optimization are presented in detail in the following section.
4.7 Experimental Study
In this section, two experimental PDN designs are showcased to demonstrate
the eectiveness and eciency of the proposed approach. While the PDN sizes are
dierent in the two cases, the adopted LDO topology is the same as shown in Fig.
4.17. And the same package model [33] is adopted. Both cases aim at an optimized
PDN design with four on-chip LDOs. An LDO is initially designed in the traditional
manner with sucient circuit performances and a good phase margin (referred to
as the `initial LDO design' in the rest of the chapter), and then respectively the
proposed approach is adopted to optimize the initial LDO design. The circuits are
designed and optimized in a commercial 90nm CMOS technology. And the APPS
optimizer [24] is adopted to tune the LDO.
4.7.1 Multiple LDOs in a Small Network
As discussed in Section 4.2, the brute-force method for stability checking is only
feasible for small networks. To verify the eectiveness of the proposed stability-
ensuring LDO design approach, return to the case with the small PDN (of about only
20 nodes) adopted in the example in Section 4.2, and apply the proposed approach to
optimize the LDO for the PDN's stability, such that the classical pole analysis method
can be adopted to judge the eectiveness of the proposed approach. Comparisons
are also made with the example in Section 4.2 which showed that an LDO designed
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Figure 4.18: Pole analysis showing the stability of the PDN designed with the pro-
posed approach.
in a traditional manner with a good phase margin cannot guarantee the network
stability.
In the pole analysis, a pair of complex poles are revealed that move most evidently
as the number of LDOs changes. Fig. 4.18 shows the movement of the poles on the
s-plane as the number of LDOs integrated into the network is increased. In contrast
to the rightward pole movement happened in the counterexample shown in Fig. 4.5,
in this PDN with stability-enforced LDOs the movement is leftward and there are
no RHP poles, meaning that the system is stable and the proposed approach is
eective in ensuring the stability of the whole network. It is further conrmed by
the transient simulation results shown in Fig. 4.19 which demonstrates the waveforms
of the regulated voltage Vreg under load current variations. Compared with the heavy
oscillation of Vreg in the counterexample shown in Fig. 4.6, Vreg in this case settles
after the load current disturbance, reecting the stability of the system.
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Figure 4.19: Transient analysis conrming the stability of the PDN with the stability-
ensured LDOs.
4.7.2 Multiple LDOs in a Large Network
Further, the application of the proposed approach to the optimization of LDOs
for a PDN of over 200K nodes is presented in this subsection, in an attempt to
demonstrate the eectiveness and eciency of the approach in large PDN design
scenarios.
Stability Checking Along Frequency Axis The frequency-wise stability checking on
the initial LDO design and the one designed in the stability-ensuring method are
respectively illustrated in Fig. 4.20 and Fig. 4.21, with the loop gain and passivity
metric, min, being plotted in dashed lines and in dash-dotted lines, respectively. In
both gures, the frequency ranges in which the gain condition is met, are labeled as
\A", the ranges where passivity condition is met are labeled as \C", and the ranges
where both conditions are met are \B", while the potentially unstable range is \D".
As shown in Fig. 4.20, the initial design violates the hybrid stability criteria at the
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Figure 4.20: The loop gain and min of the initial design.
frequency band from about 6 to 35 MHz where the loop gain exceeds unity while
min < 0. And it is shown in Fig. 4.21 that, by the proposed approach, the initial
design can be successfully optimized into the design that satises the HSM criteria
over all frequencies and thus guarantee the stability of the whole network.
Eectiveness of the Approach In this case, since the poles searching method is
impractical, the transient simulation results are instead used to conrm the stability
of the system. To examine the initial design, rst plug four copies of the initial
LDO into the PDN. As shown in Fig. 4.22, an arbitrarily selected nodal voltage
on the regulated power grids (Vreg) as well as the one on the global VDD grids
(GVDD) renders continuing oscillations. In contrast, replace the initial LDOs with
the ones given by the proposed approach and the result in Fig. 4.23 shows only slight
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Figure 4.21: The loop gain and min of the stability-ensured design.
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Figure 4.22: The transient simulation results showing the instability of the PDN
with the LDOs designed in a standard manner.
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Figure 4.23: The transient simulation results conrming the stability of the PDN
with the stability-ensured LDOs.
uctuations when iL variations occur, after which the voltages become settled.
Eciency of the Approach As indicated by Fig. 4.12, there are two additional
sources of design time cost: the AC simulations for the gain characterization of the
passive network and the iterations of stability checking.
The former are performed at frequencies ranging from 1Hz up to 1THz with 200
samples per decade. There are four LDOs in this case and hence eight ports in the
passive network, and the simulation by using an in-house simulator takes about 11
hours. Note that AC simulations are also a common practice in power grids analysis
without regulators. So actually no additional cost is added by doing so.
The rest of the stability assurance procedure (the iterations) is taken over by the
optimizer. The optimization takes about 116 minutes (including simulator invocation
time) to reach the optimal performance trade-os while ensuring stability.
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Table 4.1: The Performance Trade-os
Initial LDO Opt. LDO in the
large PDN
Opt. LDO in the
small PDN
HSM -18.9 0.01 5e-3
Stability Unstable Stable Stable
Load Reg. Acc. 99.96% 99.90% 99.91%
GBW (MHz) 511 422 380
Iq (A) 469 518 340
yavg (S) 5.17 7.18 4.26
yavg/Iq (S/A) 0.011 0.0139 0.0125
In summary, the total design time in this case is about 13 hours with 11 hours
being consumed on the one-time simulation of the passive sub-network.
4.7.3 Performance Trade-Os
When designing an on-chip regulated PDN, stability is the primary design target.
Without stability, the whole chip is easily subjected to power failure. Therefore,
comparisons between the stability-ensured LDO designs in the above two cases with
the unstable initial LDO design are, in this sense, not meaningful. However, to gain
the insights, the comparisons on several performance metrics are performed in this
sub-section. Also, in order to get a more complete picture of the tradeos, this work
sets up the two optimization cases with dierent sets of performance weights (i.e.,
, , , and ) to represent dierent performance biases: in the small PDN case,
the quiescent current consumption is particularly stressed, while in the large PDN
case, the dynamic regulation performance is emphasized more than the other two
performances.
Table 4.1 lists the comparisons among the three designs. The network stability
metricHSM , negative in the initial design, is greatly optimized to be positive in both
optimization cases indicating that the PDN stability is ensured. While it is obvious
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that the unstable LDO design cannot be used in the PDN, this work rst shows
that, in the large PDN case, by consuming 10.4% more quiescent power, the network
stability is ensured. In addition, an improvement of 37.8% on the dynamic regulation
performance metric yavg is also obtained, bringing forth a 26.3% improvement on
yavg=Iq, an eciency quantity that measures the regulation performance gained per
unit quiescent power consumed. By emphasizing low power consumption, in the
small PDN case, the quiescent power is saved by 27.5% and the stability is ensured
at a cost of 25.6% GBW reduction and a 18.2% degradation of yavg. The resultant
yavg=Iq is nevertheless improved by 13.6%.
Table 4.2 performs the comparison of trade-os for LDOs in two dierent global
VDD grid structures as discussed in Section 4.6.2.3 (illustrated in Fig.4.14). For
both cases the power grids are extracted from a realistic power grid design that
consists of 9 metal layers and 4 LDOs. The four bottommost layers are assumed
to be intensively used for local signal routings and hence there is no VDD sharing
among the LDOs on these layers for both cases. The VDD sharing starts from M5
all the way up to the top layer for the case with a common global VDD grid, while
for the case with separated global VDD grids the four LDOs have their own VDD
Grids and only until the topmost layer those VDD grids are connected together as
illustrated in Fig. 4.15. And the LDOs in the two cases are optimized with the same
set of performance weights.
It is veried that by simply breaking up the global VDD grid, the trade-o be-
tween stability and performance can be loosened noticeably. Specically, the LDOs
optimized under a common global VDD grid would need to suer from a slight degra-
dation on the output impedance and consumes a little bit more quiescent current
compared with the initial LDO. On the other hand, the LDOs optimized under a
separate VDD grid structure achieves stability with output impedance and quiescent
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Table 4.2: The Comparison of Trade-os in Dierent Global VDD Grid Structures
Initial LDO Opt. LDO w/i
a Comm. Global
VDD Grid
Opt. LDO w/i
Di. Global VDD
Grids
HSM -0.31/-0.37* 0.0075 0.0162
Stability Unstable Stable Stable
Load Reg. Acc. 99.96% 99.93% 99.93%
GBW (MHz) 511 638 684
Iq (A) 469 473 465
yavg (S) 5.17 5.08 5.18
yavg/Iq (S/A) 0.011 0.0107 0.0111
* HSM for the initial LDO is evaluated in the two types of VDD grids
respectively.
current consumption being even improved slightly. The beauty of the method of
breaking up VDD grid is gaining performance with little cost.
4.8 Summary
A hybrid theoretical framework for addressing the stability challenges of large
PDNs with integrated LDOs is presented in this chapter. A practical design method-
ology is developed to allow for the localized design of LDOs while ensuring the
system-wide stability, leading to trackable stability-driven design optimization of
large PDNs. By virtue of unique design freedoms in the framework, useful design
insights on stability-ensuring LDO design are discussed. Experimental results demon-
strate the eectiveness and eciency of the proposed method and also show that the
enforced PDN stability does not necessarily incur signicant performance degrada-
tions.
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5. CONCLUSION AND FUTURE WORK
5.1 Conclusion of the Dissertation
The dissertation presents circuit design and methodology solutions to two major
problems in the design of modern IC power delivery with on-chip regulation:
 Two low-dropout voltage regulator topologies are proposed to improve power
consumption and hence power eciency of the regulator while maintaining
the ability to handle fast transient regulation requirements. The rst proposed
regulator topology employs multiple feedback loops to achieve a frequency com-
pensation without a need of big compensation capacitors and thereby occupies
much less silicon area. With the improved area eciency, the compensation
scheme also accommodates a wide range of output capacitor values ranging
from 0 to 1nF, oering exibility for the power grid decap insertion. By rea-
sonable allocation of quiescent power to the loops in the regulator, fast transient
response is achieved with much less power consumed compared with it counter-
parts. The second proposed regulator topology employs a switched-capacitor
based transient booster which only kicks into operation when an abrupt tran-
sient current demand occurs while remaining idle otherwise. During relative
stable period of load, on the one hand, the main regulator circuit assumes
the regulation responsibility with neither the need to be ultra-fast responsive
to the worst-case transient of load, nor a need for large bias current; on the
other hand, the switched-capacitor circuit stands by and consumes only a small
amount of static power. In this way, low total quiescent current consumption
associated with good suppression of fast load transients is achieved.
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 Regarding to the lately emerged distributed on-chip voltage regulation technol-
ogy, the dissertation rst reveals by a realistic case study that instability could
possibly happen if using the traditional regulation design methodology. A theo-
retically elegant stability checking framework is then proposed. The framework
is built upon a partition of the power delivery network that splits active circuits
from the passive sub-network, and developed by a complimentary combination
of two classic stability theorems, namely the small-gain theorem and the pas-
sivity theorem, oering additional freedom for the circuit design to satisfy the
stability conditions. In-depth analysis on the design tradeos in the distributed
regulator design is afterward performed from which meaningful design insights
for designs of both regulators and power grids are attained. An automatic
optimization ow based on the framework is developed and experiment results
verify the eectiveness and eciency of the proposed methodology.
5.2 Future Work
As the lifeline of high-performance chips, power delivery network is and will
continue to be an active research topic that is imbued with innovation opportunities
on multiple levels, such as PDN architecture, design methodology, transistor-level
circuit design, optimization algorithm, and so on.
In this section, we rst discuss about future work on the distributed LDO design.
As the stability is discussed under the context of linear time-invariant analysis in
this work, with the development of mixed-signal types of regulators it is imperative
to develop eective and ecient stability checking/ensuring methods for these types
of circuits which requires not only linear system analysis, but also calls for insights
from nonlinear analysis to explain problems and develop solutions. For example, it is
still dicult to adopt the digitally assisted LDO topology discussed in Chapter 3 into
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the distributed regulator architecture because the digital feedback loop behavior is
not linear and cannot be incorporated into the hybrid stability framework discussed
in Chapter 4. Therefore, an extension of the proposed hybrid stability framework
or even a completely new framework is yet to explore in order to accommodate a
broader types of regulators.
Besides stability, in the distributed LDO topic there are other issues from high
level optimization to low level circuit design. For example, there is still a lack of
scalable system-level modeling for power eciency, load/line regulation performance,
area, etc. Without appropriate modeling, it is hard to say how many LDOs are
needed to achieve an optimal/near-optimal PDN. Also, the placement of distributed
LDOs in 3-D integrated circuits has not been addressed yet. For example, it is not
answered yet which one of the following two structures is better, placing all LDOs
in one silicon layer or distribute them in each layer. On the other hand, on the
circuit design level, there are problems with mismatches between LDOs, diculty
in delivering a common reference voltage to the LDOs, the question on using digital
LDOs instead of analog ones, etc. Researchers have recently given an initial solution
to the rst two aforementioned problems (i.e., the mismatch and reference delivery
problems) [21]. However, it is an incomplete solution as it only tabs one location of
the chip and only the supply voltage at that chip will be forced to be exactly the
reference voltage (or some ratio of it). The problem may be solved by introducing
multiple-input and multiple-output control mechanisms in the reference feedback
loop.
Looking further ahead, LDOs may not be the only choice for distributed regula-
tion system. Currently LDO is the most area ecient one which makes it feasible to
place quite a number of LDOs in one power domain. However, LDOs have major lim-
itations on power eciency and not so DVS friendly. In the future, if the quality of
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on-chip capacitors and inductors or even memristors can be improved signicantly, it
is possible to replace LDOs with other switching-mode regulator topologies with gen-
erally superior eciency, or more likely, a heterogeneous architecture that contains
multiple kinds of regulators for dierent loads.
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